DS92UT16 Datasheet, PDF (67/111 Pages) Texas Instruments – DS92UT16TUF UTOPIA-LVDS Bridge for 1.6 Gbps Bi-directional Data Transfers

OBSOLETE
DS92UT16
www.ti.com
ECC RECEIVE BUFFER A—0x26 to 0x2D ERAD7 to ERAD0
SNOS992E – JANUARY 2002 – REVISED APRIL 2013
Table 45. ERAD7–ERAD0
7
ERAD7 0x26 ERAD7[7]
ERAD6 0x27 ERAD6[7]
ERAD5 0x28 ERAD5[7]
ERAD4 0x29 ERAD4[7]
ERAD3 0x2A ERAD3[7]
ERAD2 0x2B ERAD2[7]
ERAD1 0x2C ERAD1[7]
ERAD0 0x2D ERAD0[7]
Type: Read only
6
ERAD7[6]
ERAD6[6]
ERAD5[6]
ERAD4[6]
ERAD3[6]
ERAD2[6]
ERAD1[6]
ERAD0[6]
5
ERAD7[5]
ERAD6[5]
ERAD5[5]
ERAD4[5]
ERAD3[5]
ERAD2[5]
ERAD1[5]
ERAD0[5]
4
ERAD7[4]
ERAD6[4]
ERAD5[4]
ERAD4[4]
ERAD3[4]
ERAD2[4]
ERAD1[4]
ERAD0[4]
3
ERAD7[3]
ERAD6[3]
ERAD5[3]
ERAD4[3]
ERAD3[3]
ERAD2[3]
ERAD1[3]
ERAD0[3]
2
ERAD7[2]
ERAD6[2]
ERAD5[2]
ERAD4[2]
ERAD3[2]
ERAD2[2]
ERAD1[2]
ERAD0[2]
1
ERAD7[1]
ERAD6[1]
ERAD5[1]
ERAD4[1]
ERAD3[1]
ERAD2[1]
ERAD1[1]
ERAD0[1]
0
ERAD7[0]
ERAD6[0]
ERAD5[0]
ERAD4[0]
ERAD3[0]
ERAD2[0]
ERAD1[0]
ERAD0[0]
Software Lock: No
Reset Value: 0x00
The ERAD7, ERAD6, ERAD5, ERAD4, ERAD3, ERAD2, ERAD1 and ERAD0 registers contain the Port A
received ECC message.
• ERAD7–ERAD0 When the ERABF bit is set then these registers contain a valid received ECC message for
Port A and cannot be overwritten by any incoming messages. When the ERABF bit is clear these registers
may not contain a valid message and should not be interpreted as such.
RECEIVE PORT A HEC COUNT—0x2E to 0x30 RAHECC2 to RAHECC0
Table 46. RAHECC2–RAHECC0
7
6
RAHECC2
0x2E
RAHECC2[7] RAHECC2[6]
RAHECC1
0x2F
RAHECC1[7] RAHECC1[6]
RAHECC0
0x30
RAHECC0[7] RAHECC0[6]
Type: Read only/Clear on Read
5
RAHECC2[5]
RAHECC1[5]
RAHECC0[5]
4
RAHECC2[4]
RAHECC1[4]
RAHECC0[4]
3
RAHECC2[3]
RAHECC1[3]
RAHECC0[3]
2
RAHECC2[2]
RAHECC1[2]
RAHECC0[2]
1
RAHECC2[1]
RAHECC1[1]
RAHECC0[1]
0
RAHECC2[0]
RAHECC1[0]
RAHECC0[0]
Software Lock: No
Reset Value: 0x00
The RAHECC2, RAHECC1 and RAHECC0 registers contain the Port A received errored HEC count.
• RAHECC2–RAHECC0 This register must be read in the order of most significant byte RAHECC2 first and
least significant byte RAHECC0 last or the value read will not be valid. This counter will not roll-over from
0xFFFFFF to 0x000000 but will stick at 0xFFFFFF.
Copyright © 2002–2013, Texas Instruments Incorporated
Product Folder Links: DS92UT16
Submit Documentation Feedback
67