DS92UT16 Datasheet, PDF (56/111 Pages) Texas Instruments – DS92UT16TUF UTOPIA-LVDS Bridge for 1.6 Gbps Bi-directional Data Transfers

DS92UT16
OBSOLETE
SNOS992E – JANUARY 2002 – REVISED APRIL 2013
LVDS CONTROL—0x04 LVC
www.ti.com
Table 23. LVC
7
Reserved
Type: Read/Write
6
5
Reserved TXPWDN
4
TXBDEN
3
TXADEN
2
TXSYNC
1
0
RAPWDN RBPWDN
Software Lock: Yes
Reset Value: 0x3B
The LVDS control register configures the LVDS serializer/deserializers.
• TXPWDN Transmit section LVDS power down. Set = Power Up and Clear = Power Down. This register value
is combined with the LVDS_TxPwdn pin to generate the internal power down setting for transmit section. If
either this register bit or the LVDS_TxPwdn pin is clear then the transmit LVDS section is powered down.
• TBDEN LVDS B Transmit data output enable. Set = Enable and Clear = Disable. This register value is
combined with the LVDS_BDenb pin to generate the output enable for the LVDS transmit section B. If either
this register bit or the LVDS_BDenb pin is clear then the transmitter B output is disabled.
• TXADEN LVDS A Transmit data output enable. Set = Enable and Clear = Disable. This register value is
combined with the LVDS_ADenb pin to generate the output enable for the LVDS transmit section A. If either
this register bit or the LVDS_ADenb pin is clear then the transmitter A output is disabled.
• TXSYNC Transmit LVDS synchronization pattern. Set = Enable and Clear = Disable. This register value is
combined with the LVDS_Synch pin to generate the SYNCH input to the LVDS transmit section. If either this
register bit or the LVDS_Synch pin is set then SYNCH patterns are output from the LVDS transmit section.
• RAPWDN Receive Port A LVDS power down. Set = Power Up and Clear = Power Down. This register value
is combined with the LVDS_APwdn pin to generate the internal power down setting for receive Port A. If
either this register bit or the LVDS_APwdn pin is clear then the receive Port A LVDS section is powered
down.
• RBPWDN Receive Port B LVDS power down. Set = Power Up and Clear = Power Down. This register value
is combined with the LVDS_BPwdn pin to generate the internal power down setting for receive Port B. If
either this register bit or the LVDS_BPwdn pin is clear then the receive Port B LVDS section is powered
down.
PDU CONFIGURATION—0x05 PDUCFG
Table 24. PDUCFG
7
6
5
4
3
2
1
0
Reserved
UP[2]
UP[1]
UP[0]
UDF
UA[2]
UA[1]
UA[0]
Type: Read/Write
Software Lock: Yes
Reset Value: 0x00
The PDU Configuration register defines the contents and size of the PDU cells. The register does this by defining
the size of the User Prepend, whether or not the UDF is to be transported, and the size of the User Append. The
total size of the PDU must be in the range 52 to 64 bytes. Therefore the total size of the User Prepend, plus UDF
and User Append must not exceed 12 bytes. Further, as the DS92UT16 operates with an internal 16 bit data
path the size of the User Prepend and User Append is defined in words (16 bits/2 bytes). If the UDF is to be
transported, then in UTOPIA 16-bit mode UDF1 and UDF2 bytes are transported and in UTOPIA 8-bit mode the
UDF byte is transported.
• UP[2:0] The UP bits define the length of the User Prepend. Range 0 to 6 words.
• UDF The UDF bit when set indicates that the UDF word should be transported. When cleared the UDF word
is not transported.
• UA[2:0] The UA bits define the length of the User Append. Range 0 to 6 words.
56
Submit Documentation Feedback
Product Folder Links: DS92UT16
Copyright © 2002–2013, Texas Instruments Incorporated