 English |
|
|
|
|
|
|
|
| HD6413002 Datasheet, PDF (557/700 Pages) Renesas Technology Corp – High-performance single-chip microcontroller | |||
| |||
| ◁ |
ø
A9 to A1
AS
CS3 (RAS)
RD (CAS)
HWR (UW),
LWR (LW)
RFSH
T1
T2
tASD
tCSR
tASD
tRAD2
tRAD2
tCSR
T3
tSD
tRAD3
tSD
tRAD3
Figure 18-8 DRAM Bus Timing (Refresh Cycle): Three-State Access
â 2WE Mode â
ø
CS3 (RAS)
RD (CAS)
tCSR
tCSR
RFSH
Figure 18-9 DRAM Bus Timing (Self-Refresh Mode)
â 2WE Mode â
545
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese