HD6413002 Datasheet, PDF (238/700 Pages) Renesas Technology Corp – High-performance single-chip microcontroller

Figure 8-16 shows the timing when the DMAC is activated by the falling edge of DREQ in
normal mode.
CPU cycle
DMAC cycle
CPU
cycle DMAC cycle
T₂ T₁ T₂ T₁ T₂ T_d T₁ T₂ T₁ T₂ T₁ T₂ T_d T₁ T₂
ø
DREQ
Address
bus
RD
HWR , LWR
Minimum 4 states
Next sampling point
Figure 8-16 Timing of DMAC Activation by Falling Edge of DREQ in Normal Mode
224