HD6413002 Datasheet, PDF (315/700 Pages) Renesas Technology Corp – High-performance single-chip microcontroller

Bits 3 and 2—Reserved: These bits cannot be modified and are always read as 1.
Bit 1—Output Level Select 4 (OLS4): Selects output levels in complementary PWM mode and
reset-synchronized PWM mode.
Bit 1
OLS4
0
1
Description
TIOCA₃, TIOCA₄, and TIOCB₄ outputs are inverted
TIOCA₃, TIOCA₄, and TIOCB₄ outputs are not inverted
(Initial value)
Bit 0—Output Level Select 3 (OLS3): Selects output levels in complementary PWM mode and
reset-synchronized PWM mode.
Bit 0
OLS3
0
1
Description
TIOCB₃, TOCXA₄, and TOCXB₄ outputs are inverted
TIOCB₃, TOCXA₄, and TOCXB₄ outputs are not inverted
(Initial value)
10.2.7 Timer Counters (TCNT)
TCNT is a 16-bit counter. The ITU has five TCNTs, one for each channel.
Channel
0
1
2
3
4
Abbreviation
TCNT0
TCNT1
TCNT2
TCNT3
TCNT4
Function
Up-counter
Phase counting mode: up/down-counter
Other modes: up-counter
Complementary PWM mode: up/down-counter
Other modes: up-counter
Bit
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Initial value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Read/Write R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
Each TCNT is a 16-bit readable/writable register that counts pulse inputs from a clock source. The
clock source is selected by bits TPSC2 to TPSC0 in TCR.
301