HD6413002 Datasheet, PDF (379/700 Pages) Renesas Technology Corp – High-performance single-chip microcontroller

Contention between General Register Write and Compare Match: If a compare match occurs
in the T₃ state of a general register write cycle, writing takes priority and the compare match
signal is inhibited. See figure 10-64.
General register write cycle
T₁
T₂
T₃
ø
Address
GR address
Internal write signal
TCNT
GR
Compare match signal
N
N+1
N
M
General register write data
Inhibited
Figure 10-64 Contention between General Register Write and Compare Match
365