HD6413002 Datasheet, PDF (239/700 Pages) Renesas Technology Corp – High-performance single-chip microcontroller

Figure 8-17 shows the timing when the DMAC is activated by level-sensitive low DREQ input in
normal mode.
CPU cycle
DMAC cycle
CPU cycle
T₂ T₁ T₂ T₁ T₂ T_d T₁ T₂ T₁ T₂ T₁ T₂ T₁ T₂ T₁
ø
DREQ
Address
bus
RD
HWR , LWR
Minimum 4 states
Next sampling point
Figure 8-17 Timing of DMAC Activation by Low DREQ Level in Normal Mode
225