English
Language : 

M1A3P1000-1PQ208M Datasheet, PDF (95/212 Pages) Microsemi Corporation – Military ProASIC3/EL Low Power Flash FPGAs with Flash*Freeze Technology
Military ProASIC3/EL Low Power Flash FPGAs
HSTL Class II
High-Speed Transceiver Logic is a general-purpose high-speed 1.5 V bus standard (EIA/JESD8-6).
Military ProASIC3E devices support Class II. This provides a differential amplifier input buffer and a
push-pull output buffer.
Table 2-139 • Minimum and Maximum DC Input and Output Levels
HSTL Class II
Drive
Strength
15 mA5
Min.
V
–0.3
VIL
Max.
V
VREF – 0.1
VIH
Min.
V
VREF + 0.1
Max.
V
3.6
VOL
Max.
V
0.4
VOH
Min.
V
IOL IOH
mA mA
VCCI – 0.4 15 15
IOSL
Max.
mA3
66
IOSH
Max.
mA3
55
IIL1 IIH2
µA4 µA4
15 15
Notes:
1. IIL is the input leakage current per I/O pin over recommended operating conditions where –0.3 V < VIN < VIL.
2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is
larger when operating outside recommended ranges.
3. Currents are measured at 100°C junction temperature and maximum voltage.
4. Currents are measured at 125°C junction temperature.
5. Output drive strength is below JEDEC specification.
VTT
HSTL
Class II 25
Test Point
20 pF
Figure 2-21 • AC Loading
Table 2-140 • AC Waveforms, Measuring Points, and Capacitive Loads
Input Low (V)
Input High (V)
Measuring
Point* (V)
VREF (typ.) (V) VTT (typ.) (V)
VREF – 0.1
VREF + 0.1
0.75
0.75
0.75
Note: *Measuring point = Vtrip. See Table 2-28 on page 2-27 for a complete table of trip points.
CLOAD (pF)
20
Timing Characteristics
Table 2-141 • HSTL Class II
Military-Case Conditions: TJ = 125°C, Worst-Case VCC = 1.14 V,
Worst-Case VCCI = 1.4 V, VREF = 0.75 V
Applicable to Pro I/Os for A3PE600L and A3PE3000L Only
Speed
Grade
Std.
tDOUT
0.80
tDP
3.00
tDIN
0.05
tPY
2.76
tEOUT
0.52
tZL
3.05
tZH
tLZ tHZ tZLS
2.69 – – 5.25
tZHS
4.89
Units
ns
–1
0.68 2.55 0.05 2.34 0.44 2.59 2.28 – – 4.47 4.16
ns
Note: For specific junction temperature and voltage supply levels, refer to Table 2-5 on page 2-8 for derating values.
Revision 3
2- 81