M1A3P1000-1PQ208M Datasheet, PDF (27/212 Pages) Microsemi Corporation – Military ProASIC3/EL Low Power Flash FPGAs with Flash*Freeze Technology

Military ProASIC3/EL Low Power Flash FPGAs
Table 2-16 • Summary of I/O Output Buffer Power (per pin) – Default I/O Software Settings ¹
Applicable to Pro I/Os for A3PE600L and A3PE3000L Only
Single-Ended
C_LOAD (pF)
VCCI (V)
Static Power
PDC7 (mW)²
Dynamic Power
PAC10 (µW/MHz)³
3.3 V LVTTL/LVCMOS
5
3.3
–
148.00
3.3 V LVCMOS Wide Range
5
3.3
–
148.00
2.5 V LVCMOS
5
2.5
–
83.23
1.8 V LVCMOS
5
1.8
–
54.58
1.5 V LVCMOS (JESD8-11)
5
1.5
–
37.05
1.2 V LVCMOS
5
1.2
–
17.94
1.2 V LVCMOS Wide Range
5
1.2
–
17.94
3.3 V PCI
10
3.3
–
204.61
3.3 V PCI-X
10
3.3
–
204.61
Voltage-Referenced
3.3 V GTL
10
3.3
–
24.08
2.5 V GTL
10
2.5
–
13.52
3.3 V GTL+
10
3.3
–
24.10
2.5 V GTL+
10
2.5
–
13.54
HSTL (I)
20
1.5
7.08
26.22
HSTL (II)
20
1.5
13.88
27.18
SSTL2 (I)
30
2.5
16.69
105.56
SSTL2 (II)
30
2.5
25.91
116.48
SSTL3 (I)
30
3.3
26.02
114.67
SSTL3 (II)
30
3.3
42.21
131.69
Differential
LVDS
–
2.5
7.70
89.58
LVPECL
–
3.3
19.42
167.86
Notes:
1. Dynamic power consumption is given for standard load and software default drive strength and output slew.
2. PDC7 is the static power (where applicable) measured on VCCI.
3. PAC10 is the total dynamic power measured on VCCI.
Revision 3
2- 13