HD6475328CG Datasheet, PDF (84/459 Pages) Hitachi Semiconductor – Manual Gives a Hardware Description

3.7.3 Pin States during On-Chip Memory Access
ø
A19 to A0
R/W (read access)
R/W (write access)
AS, DS, RD, WR
D7 to D0
T1 state
T2 state
“High”
High-impedance
Figure 3-7 Pin States during Access to On-Chip Memory
65