English
Language : 

HD6475328CG Datasheet, PDF (306/459 Pages) Hitachi Semiconductor – Manual Gives a Hardware Description
16.3.2 Single-Chip Mode (Mode 7)
If the RAME bit is set to 1, accesses to addresses H'FB80 to H'FF7F are directed to the on-chip
RAM. If the RAME bit is cleared to 0, access of any type (instruction fetch or data read or write)
to addresses H'FB80 to H'FF7F causes an address error and initiates the CPU’s exception-handling
sequence.
293