HD6475328CG Datasheet, PDF (450/459 Pages) Hitachi Semiconductor – Manual Gives a Hardware Description

ZTAT Version
P10 / ø*
RES
Internal reset signal
A19 to A0
R/W
External memory
access
T1
T2
H’00000
AS, RD and DS (read)
WR and DS (write)
D7 to D0 (write)
High impedance
I/O ports
High impedance
* _{The dotted line indicates that P10/ø is an input port if the corresponding DDR bit is 0,}
but a clock output pin if the DDR bit is 1.
Figure E-5 Reset during Memory Access (Mode 3)
441