English
Language : 

MC9S12NE64CPVE Datasheet, PDF (44/554 Pages) Freescale Semiconductor, Inc – MC9S12NE64 Device Overview
Chapter 1 MC9S12NE64 Device Overview
orig. order
80 Pin
No.
112 Pin
No.
25
16
24
24
17
25
23
18
26
22
19
27
21
20
28
20
—
29
55
21
30
54
22
31
53
23
32
52
24
33
51
25
34
50
26
35
49
27
36
48
28
37
6
—
38
7
—
39
8
—
40
9
29
41
64
30
42
65
31
43
Table 1-4. Signal Properties (Sheet 2 of 4)
Pin
Name
Function
1
PG2
PG3
PG4
PG5
PG6
PG7
PS0
PS1
PS2
PS3
PS4
PS5
PS6
PS7
PE7
PE6
PE5
PE4
VSSX2
VDDX2
Pin
Name
Function
2
Pin
Name
Function
3
Power
Domain
Internal Pull
Resistor
CTRL
Reset
State
Description
Reset
State
KWG2
MII_RXD2
VDDX
PERG/
PPSG
Port G I/O pin;
Disabled EMAC MII receive
data; interrupt
Input
KWG3
MII_RXD3
VDDX
PERG/
PPSG
Port G I/O pin;
Disabled EMAC MII receive
data; interrupt
Input
KWG4
MII_RXCLK VDDX
PERG/
PPSG
Port G I/O pin;
Disabled EMAC MII receive
clock; interrupt
Input
KWG5
MII_RXDV
VDDX
PERG/
PPSG
Port G I/O pin;
Disabled EMAC MII receive
data valid; interrupt
Input
KWG6
MII_RXER
VDDX
PERG/
PPSG
Port G I/O pin;
Disabled EMAC MII receive
error; interrupt
Input
KWG7
—
SCI0_RXD
—
SCI0_TXD
—
SCI1_RXD
—
SCI1_TXD
—
SPI_MISO
—
SPI_MOSI
—
SPI_SCK
—
SPI_SS
—
VDDX
VDDX
VDDX
VDDX
VDDX
VDDX
VDDX
VDDX
VDDX
PERG/
PPSG
Disabled
Port G I/O pin;
interrupt
PERS/
PPSS
Disabled
Port S I/O pin; SCI0
receive signal
PERS/
PPSS
Disabled
Port S I/O pin; SCI0
transmit signal
PERS/
PPSS
Disabled
Port S I/O pin; SCI1
receive signal
PERS/
PPSS
Disabled
Port S I/O pin; SCI1
transmit signal
PERS/
PPSS
Disabled
Port S I/O pin; SPI
MISO signal
PERS/
PPSS
Disabled
Port S I/O pin; SPI
MOSI signal
PERS/
PPSS
Disabled
Port S I/O pin; SPI
SCK signal
PERS/
PPSS
Disabled
Port S I/O pin; SPI
SS signal
Input
Input
Input
Input
Input
Input
Input
Input
Input
NOACC
IPIPE1
IPIPE0
ECLK
—
—
—
MODB
MODA
—
—
—
VDDX
VDDX
VDDX
VDDX
PUCR
Up
Port E I/O pin;
access
While RESET
pin is low: Down
Port E I/O pin; pipe
status; mode
selection
While RESET
pin is low: Down
Port E I/O pin; pipe
status; mode
selection
PUCR
Up
Port E I/O pin; bus
clock output
See Table 1-5
See Table 1-5
Input
Input
Input
Input
MC9S12NE64 Data Sheet, Rev 1.0
44
Freescale Semiconductor