English
Language : 

MC9S12NE64CPVE Datasheet, PDF (118/554 Pages) Freescale Semiconductor, Inc – MC9S12NE64 Device Overview
Chapter 3 Port Integration Module (PIM9NE64V1)
RDRS[7:0] — Reduced Drive Port S
1 = Associated pin drives at about 1/3 of the full drive strength.
0 = Full drive strength at output.
3.3.2.2.5 Pull Device Enable Register (PERS)
Module Base + $C
Read:
Write:
Reset:
Bit 7
PERS7
1
6
PERS6
1
5
PERS5
1
4
PERS4
1
3
PERS3
1
2
PERS2
1
1
PERS1
1
Figure 3-12. Port S Pull Device Enable Register (PERS)
Bit 0
PERS0
1
Read:Anytime.
Write:Anytime.
This register configures whether a pull-up or a pull-down device is activated, if the port is used as input or
as output in wired-or (open drain) mode. These bits have no effect if the port is used as push-pull output.
Out of reset a pull-up device is enabled.
PERS[7:0] — Pull Device Enable Port S
1 = Either a pull-up or pull-down device is enabled.
0 = Pull-up or pull-down device is disabled.
3.3.2.2.6 Polarity Select Register (PPSS)
Module Base + $D
Read:
Write:
Reset:
Bit 7
PPSS7
0
6
5
4
3
2
1
PPSS6 PPSS5 PPSS4 PPSS3 PPSS2 PPSS1
0
0
0
0
0
0
Figure 3-13. Port S Polarity Select Register (PPSS)
Bit 0
PPSS0
0
Read:Anytime.
Write:Anytime.
This register selects whether a pull-down or a pull-up device is connected to the pin.
PPSS[7:0] — Pull Select Port S
1 = A pull-down device is connected to the associated port S pin, if enabled by the associated bit in
register PERS and if the port is used as input.
0 = A pull-up device is connected to the associated port S pin, if enabled by the associated bit in
PERS register and if the port is used as input or as wired-or output.
MC9S12NE64 Data Sheet, Rev. 1.1
118
Freescale Semiconductor