English
Language : 

W90P710CD Datasheet, PDF (548/552 Pages) Winbond – 32-BIT ARM7TDMI-BASED MCU
W90P710CD/W90P710CDG
RTC Control Register Map
REGISTER ADDRESS R/W
DESCRIPTION
RTC_INIR 0xFFF8_4000 R/W RTC Initiation Register
RTC_AER 0xFFF8_4004 R/W RTC Access Enable Register
RTC_FCR 0xFFF8_4008 R/W RTC Frequency Compensation Register
RTC_TLR 0xFFF8_400C R/W Time Loading Register
RTC_CLR 0xFFF8_4010 R/W Calendar Loading Register
RTC_TSSR 0xFFF8_4014 R/W Time Scale Selection Register
RTC_DWR 0xFFF8_4018 R/W Day of the Week Register
RTC_TAR 0xFFF8_401C R/W Time Alarm Register
RTC_CAR 0xFFF8_4020 R/W Calendar Alarm Register
RTC_LIR 0xFFF8_4024 R Leap year Indicator Register
RTC_RIER 0xFFF8_4028 R/W RTC Interrupt Enable Register
RTC_RIIR 0xFFF8_402C R/C RTC Interrupt Indicator Register
RTC_TTR 0xFFF8_4030 R/W RTC Tick Time Register
RESET VALUE
-
0x0000_0000
0x0000_0700
0x0000_0000
0x0005_0101
0x0000_0001
0x0000_0006
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
0x0000_0000
Smart card Host Control Register Map
REGISTER
ADDRESS
R/W
DESCRIPTION
RESET VALUE
Smartcard Host Interface 0
SCHI_RBR0 0xFFF8_5000(BDLAB=0) R Receiver Buffer Register
Undefined
SCHI_TBR0 0xFFF8_5000 (BDLAB=0) W Transmitter Buffer Register
Undefined
SCHI_IER0
0xFFF8_5004 (BDLAB=0) R/W Interrupt Enable Register
0x0000_0080
SCHI_ISR0
0xFFF8_5008 (BDLAB=0) R Interrupt Status Register
0x0000_00C1
SCHI_SCFR0 0xFFF8_5008 (BDLAB=0) W Smart card FIFO Control Register 0x0000_0000
SCHI_SCCR0 0xFFF8_500C
R/W Smart card Control Register
0x0000_0010
SCHI_CBR0 0xFFF8_5010
R/W Clock Base Register
0x0000_000C
SCHI_SCSR0 0xFFF8_5014
R Smart Card Status Register
0x0000_0060
SCHI_GTR0 0xFFF8_5018
R/W Guard Rime Register
0x0000_0001
SCHI_ECR0 0xFFF8_501C
R/W Extended Control Register
0x0000_0052
SCHI_TMR0 0xFFF8_5020
R/W Test Mode Register
0x0000_0000
SCHI_TOC0 0xFFF8_5028
R/W Time out Configuration Register 0x0000_0000
SCHI_TOIR0_0 0xFFF8_502C
R/W Time out Initial Register 0
0x0000_0000
SCHI_TOIR1_0 0xFFF8_5030
R/W Time out Initial Register 1
0x0000_0000
SCHI_TOIR2_0 0xFFF8_5034
R/W Time out Initial Register 2
0x0000_0000
Publication Release Date: September 19, 2006
- 549 -
Revision B2