W90P710CD Datasheet, PDF (248/552 Pages) Winbond – 32-BIT ARM7TDMI-BASED MCU

W90P710CD/W90P710CDG
BITS
[31:11]
Reserved
[10]
DAT1_IS_
[9]
SD_DATA0
[8]
DAT0_STS
[7]
CD_
[6]
R2_CRC7
[5]
CRC
[4]
CRC-16
[3]
CRC-7
DESCRIPTIONS
-
SD Interrupt Value Status
0 = SD interrupt at interrupt period. Write 1 to clear this status bit (set
DAT1_IS_ to 1).
1 = no SD interrupt at interrupt period.
If SD_IEN is set and DAT1_IS_ is 0, an interrupt request will be
generated.
Interrupt period is defined:
(1) If SD data bus width is 1 and DAT[1] is unused, the
interrupt period is any time on DAT[1]
(2) If SD data bus width is 4, the interrupt period is at the
single clock that is 2 clocks after the End bit of data block
SD DAT0 Value
SD Level Transition Status
0=No level transition
1=DAT0 value changes from high to low or low to high. Write 1 to clear
this status bit.
Card Detection Indicator
Response R2 CRC-7 Check Status
0=Fault
1=OK
CRC Check Result Status
0=Fault
1=OK
CRC-16 Check Result Status
0=Fault
1=OK
CRC-7 Check Result Status
0=Fault
1=OK
- 248 -