MC68HC912DG128 Datasheet, PDF (55/452 Pages) Motorola, Inc – Microcontrollers

Freescale Semiconductor, Inc.
Pinout and Signal Descriptions
Port Signals
When the PUPK bit in the PUCR register is set, all port K input pins are
pulled-up internally by an active pull-up device. PUCR is not in the
address map in peripheral mode.
Setting the RDPK bit in register RDRIV causes all port K outputs to have
reduced drive level. RDRIV can be written once after reset. RDRIV is not
in the address map in peripheral mode. Refer to Bus Control and
Input/Output.
3.5.7 Port CAN1
The MSCAN1 uses two external pins, one input (RxCAN1) and one
output (TxCAN1). The TxCAN1 output pin represents the logic level on
the CAN: ‘0’ is for a dominant state, and ‘1’ is for a recessive state.
RxCAN1 is on bit 0 of Port CAN1, TxCAN1 is on bit 1.
3.5.8 Port CAN0
The MSCAN0 uses two external pins, one input (RxCAN0) and one
output (TxCAN0). The TxCAN0 output pin represents the logic level on
the CAN: ‘0’ is for a dominant state, and ‘1’ is for a recessive state.
RxCAN0 is on bit 0 of Port CAN0, TxCAN0 is on bit 1.
3.5.9 Port IB
Bidirectional pins to IIC bus interface subsystem. The IIC bus interface
uses a Serial Data line (SDA) and Serial Clock line (SCL) for data
transfer. The pins are connected to a positive voltage supply via a pull
up resistor. The pull ups can be enabled internally or connected
externally. The output stages have open drain outputs in order to
perform the wired-AND function. When the IIC is disabled the pins can
be used as general purpose I/O pins. SCL is on bit 7 of Port IB and SDA
is on bit 6. The remaining pins of Port IB (PIB[5:4]) are controlled by
registers in the IIC address space.
Register DDRIB determines pin direction of port IB when used for
general-purpose I/O. When DDRIB bits are set, the corresponding pin is
MC68HC912DG128 — Rev 3.0
MOTOROLA
Pinout and Signal Descriptions
For More Information On This Product,
Go to: www.freescale.com
Technical Data
55