MC68HC912DG128 Datasheet, PDF (280/452 Pages) Motorola, Inc – Microcontrollers

Inter-IC Bus
Freescale Semiconductor, Inc.
SCL1
SCL2
SCL
WAIT
Start Counting High Period
Internal Counter Reset
Figure 15-3. IIC Clock Synchronization
15.5.8 Handshaking
The clock synchronization mechanism can be used as a handshake in
data transfer. Slave devices may hold the SCL low after completion of
one byte transfer (9 bits). In such case, it halts the bus clock and forces
the master clock into wait states until the slave releases the SCL line.
15.5.9 Clock Stretching
The clock synchronization mechanism can be used by slaves to slow
down the bit rate of a transfer. After the master has driven SCL low the
slave can drive SCL low for the required period and then release it. If the
slave SCL low period is greater than the master SCL low period then the
resulting SCL bus signal low period is stretched.
Technical Data
280
MC68HC912DG128 — Rev 3.0
Inter-IC Bus
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA