MC68HC912DG128 Datasheet, PDF (223/452 Pages) Motorola, Inc – Microcontrollers

Freescale Semiconductor, Inc.
Enhanced Capture Timer
Timer Registers
Bit 7
6
5
EDG7B EDG7A EDG6B
RESET:
0
0
0
TCTL3 — Timer Control Register 3
4
EDG6A
0
3
EDG5B
0
2
EDG5A
0
1
EDG4B
0
Bit 0
EDG4A
0
$008A
Bit 7
6
5
EDG3B EDG3A EDG2B
RESET:
0
0
0
TCTL4 — Timer Control Register 4
4
EDG2A
0
3
EDG1B
0
2
EDG1A
0
1
EDG0B
0
Bit 0
EDG0A
0
$008B
Read or write anytime.
EDGnB, EDGnA — Input Capture Edge Control
These eight pairs of control bits configure the input capture edge
detector circuits.
Table 13-2Edge Detector Circuit Configuration
EDGnB
0
0
1
1
EDGnA
0
1
0
1
Configuration
Capture disabled
Capture on rising edges only
Capture on falling edges only
Capture on any edge (rising or falling)
Bit 7
6
5
4
3
2
1
Bit 0
C7I
C6I
C5I
C4I
C3I
C2I
C1I
C0I
RESET:
0
0
0
0
0
0
0
0
TMSK1 — Timer Interrupt Mask 1
$008C
Read or write anytime.
MC68HC912DG128 — Rev 3.0
MOTOROLA
Enhanced Capture Timer
For More Information On This Product,
Go to: www.freescale.com
Technical Data
223