MC68HC912DG128 Datasheet, PDF (378/452 Pages) Motorola, Inc – Microcontrollers

Freescale Semiconductor, Inc.
Development Support
Bit 7
6
5
4
3
2
1
Bit 0
BKEN1 BKEN0 BKPM
0
BK1ALE BK0ALE
0
0
RESET:
0
0
0
0
0
0
0
0
BRKCT0 — Breakpoint Control Register 0
$0020
Read and write anytime.
This register is used to control the breakpoint logic.
BKEN1, BKEN0 — Breakpoint Mode Enable
Table 18-9. Breakpoint Mode Control
BKEN1 BKEN0
Mode Selected
BRKAH/L Usage BRKDH/L Usage R/W
0
0 Breakpoints Off
—
—
—
0
1 SWI — Dual Address Mode
Address Match Address Match No
1
0 BDM — Full Breakpoint Mode Address Match
Data Match
Yes
1
1 BDM — Dual Address Mode Address Match Address Match Yes
Range
—
Yes
Yes
Yes
BKPM — Break on Program Addresses
This bit controls whether the breakpoint will cause a break on a match
(next instruction boundary) or on a match that will be an executable
opcode. Data and non-executed opcodes cannot cause a break if this
bit is set. This bit has no meaning in SWI dual address mode. The
SWI mode only performs program breakpoints.
0 = On match, break at the next instruction boundary
1 = On match, break if the match is an instruction that will be
executed. This uses tagging as its breakpoint mechanism.
BK1ALE — Breakpoint 1 Range Control
Only valid in dual address mode.
0 = BRKDL will not be used to compare to the address bus.
1 = BRKDL will be used to compare to the address bus.
BK0ALE — Breakpoint 0 Range Control
Valid in all modes.
0 = BRKAL will not be used to compare to the address bus.
1 = BRKAL will be used to compare to the address bus.
Technical Data
378
MC68HC912DG128 — Rev 3.0
Development Support
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA