English
Language : 

MC68HC912DG128 Datasheet, PDF (54/452 Pages) Motorola, Inc – Microcontrollers
Freescale Semiconductor, Inc.
Pinout and Signal Descriptions
the corresponding bit is enabled (KWIEJ). If any of the interrupts is not
enabled, the corresponding pin can be used as a general purpose I/O
pin. Refer to I/O Ports with Key Wake-up.
Register DDRJ determines whether each port J pin is an input or output.
Setting a bit in DDRJ makes the corresponding bit in port J an output;
clearing a bit in DDRJ makes the corresponding bit in port J an input. The
default reset state of DDRJ is all zeros.
Register KWPJ not only determines what type of edge the key wake ups
are triggered, but it also determines what type of resistive load is used
for port J input pins when PUPJ bit is set in the PUCR register. Setting a
bit in KWPJ makes the corresponding key wake up input pin trigger at
rising edges and loads a pull down in the corresponding port J input pin.
Clearing a bit in KWPJ makes the corresponding key wake up input pin
trigger at falling edges and loads a pull up in the corresponding port J
input pin. The default state of KWPJ is all zeros.
Setting the RDPJ bit in register RDRIV causes all port J outputs to have
reduced drive level. RDRIV can be written once after reset. RDRIV is not
in the address map in peripheral mode. Refer to Bus Control and
Input/Output.
3.5.6 Port K
Port K pins are used for page index emulation in expanded or peripheral
modes. When page index emulation is not enabled, EMK is not set in
MODE register, or the part is in single chip mode, these pins can be used
for general purpose I/O. Port K bit 3 is used as a general purpose I/O pin
only. The port data register is not in the address map during expanded
and peripheral mode operation with EMK set. When it is in the map, port
K can be read or written at anytime.
Register DDRK determines whether each port K pin is an input or output.
DDRK is not in the address map during expanded and peripheral mode
operation with EMK set. Setting a bit in DDRK makes the corresponding
bit in port K an output; clearing a bit in DDRK makes the corresponding
bit in port K an input. The default reset state of DDRK is all zeros.
Technical Data
54
MC68HC912DG128 — Rev 3.0
Pinout and Signal Descriptions
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA