English
Language : 

TLK10031 Datasheet, PDF (91/146 Pages) Texas Instruments – TLK10031 Single-Channel XAUI/10GBASE-KR Transceiver
www.ti.com
TLK10031
SLLSEL3A – JULY 2015 – REVISED AUGUST 2015
7.5.3 PMA/PMD Registers
The registers below can be accessed only in Clause 45 mode and with device address field set to 0x01
(DA[4:0] = 5’b00001).
NOTE: Link training registers can also be accessed in Clause 22 mode using indirect address method and
in Clause 45 mode with device address field set to 0x1E (DA[4:0] = 5’b11110). Link training registers are
also applicable in 10G and 1GKX modes.
7.5.3.1 PMA_CONTROL_1 (register = 0x0000) (default = 0x0000) (device address: 0x01)
15
RESET
(RX)
RW/SC
7
Figure 7-88. PMA_CONTROL_1 Register
14
13
RESERVED
RW
12
11
10
POWERDOWN
(RX)
RW
6
5
4
3
2
RESERVED
RW
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
9
RESERVED
RW
1
8
0
LOOPBACK
(RX)
RW
Bit
15
14:12
11
10:1
0
Field
RESET
(RX)
RESERVED
POWERDOWN
(RX)
RESERVED
LOOPBACK
(RX)
Table 7-69. PMA_CONTROL_1 Field Descriptions
Type
RW/SC
RW
RW
RW
RW
Reset
Description
1 = Global reset. Resets datapath and MDIO registers. Equivalent to asserting RESET_N.
0 = Normal operation (Default 1’b0)
For TI use only. Always reads 0.
1 = Enable power down mode
0 = Normal operation (Default 1’b0)
For TI use only. Always reads 0.
1 = Enables loopback on HS side. LS data traverses through entire Tx datapath excluding HS
serdes and will be available at LS output side
0 = Normal operation (Default 1’b0)
7.5.3.2 PMA_STATUS_1 (register = 0x0001) (default = 0x0002) (device address: 0x01)
15
14
7
6
FAULT (RX)
Figure 7-89. PMA_STATUS_1 Register
13
12
11
10
RESERVED
RO
5
4
RESERVED
3
2
RX_LINK
(RX)
RO
RO
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
RO/LL
9
8
1
LOW_
POWER_
ABILITY
(RX)
RO
0
RESERVED
RO
Bit Field
15:8 RESERVED
7 FAULT
(RX)
6:3 RESERVED
Table 7-70. PMA_STATUS_1 Field Descriptions
Type
RO
Reset
Description
For TI use only.
1 = Fault condition detected on either Tx or Rx side
0 = No fault condition detected
This bit is cleared after Register 01.0008 is read and no fault condition occurs after 01.0008
is read.
For TI use only.
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TLK10031
Detailed Description
91