TLK10031 Datasheet, PDF (13/146 Pages) Texas Instruments – TLK10031 Single-Channel XAUI/10GBASE-KR Transceiver

www.ti.com
TLK10031
SLLSEL3A – JULY 2015 – REVISED AUGUST 2015
5.8 Electrical Characteristics: Low Speed Side Serial Receiver
V_ID
V_ID(pp)
C_I
J_TOL
J_DR
t_skew
t_lane-skew
PARAMETER
Receiver input differential voltage, |INP – INN|
Receiver input differential peak-to-peak voltage swing
2×|INP – INN|
Receiver input capacitance
Jitter tolerance, total jitter at serial input (DJ + RJ)
(BER 10^-15)
Serial input deterministic jitter (BER 10^-15)
Intra-pair input skew
Lane-to-lane input skew
TEST CONDITIONS
Full Rate, AC Coupled
Half/Quarter Rate, AC Coupled
Full Rate, AC Coupled
Half/Quarter Rate, AC Coupled
Zero crossing, Half/Quarter Rate
Zero crossing, Full Rate
Zero crossing, Half/Quarter Rate
Zero crossing, Full Rate
MIN NOM MAX UNIT
50
600
mV
50
800
100
1200
100
1600 ^mVdfpp
2 pF
0.66
0.65 ^UIp-p
0.50
0.35 ^UIp-p
0.23 UI
30 UI
5.9 Electrical Characteristics: LVCMOS (VDDO):
PARAMETER
TEST CONDITIONS
V_OH
High-level output voltage
V_OL
Low-level output voltage
I_OH = 2 mA, Driver Enabled (1.8V)
I_OH = 2 mA, Driver Enabled (1.5V)
I_OL = –2 mA, Driver Enabled (1.8V)
I_OL = –2 mA, Driver Enabled (1.5V)
V_IH
High-level input voltage
V_IL
I_IH, I_IL
I_OZ
C_IN
Low-level input voltage
Receiver only
Driver only
Driver/Receiver With Pullup/Pulldown
Input capacitance
Low/High Input Current
Driver Disabled
Driver disabled With Pull Up/Down
Enabled
MIN
VDDO –
0.45
0.75 ×
VDDO
0
NOM
0
0.65 ×
VDDO
–0.3
MAX UNIT
VDDO
V
VDDO
0.45
0.25 × ^V
VDDO
VDDO +
0.3
V
0.35 ×
VDDO
V
±170 µA
±25
µA
±195
3 pF
5.10 Electrical Characteristics: Clocks
PARAMETER
Reference Clock (REFCLK0P/N, REFCLK1P/N)
F
Frequency
FHS_offset Accuracy
DC
Duty cycle
V_ID
Differential input voltage
C_IN
Input capacitance
R_IN
Differential input impedance
t_RISE
Rise/fall time
Differential Output Clock (CLKOUTA/N)
F
Output frequency
V_OD
Differential output voltage
t_RISE
Output rise time
R_TERM Output termination
TEST CONDITIONS
Relative to Nominal HS Serial Data Rate
Relative to Incoming HS Serial Data Rate
High Time
MIN
122.88
–100
–200
45%
250
10% to 90%
50
Peak to peak
10% to 90%, 2pF lumped capacitive load, AC-
Coupled
CLKOUTAP/N × P/N to DVDD
0
1000
NOM
50%
100
50
MAX UNIT
425
100
200
55%
2000
1
350
MHz
ppm
mV_pp
pF
Ω
ps
500 MHz
2000 mV_dfpp
350 ps
Ω
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TLK10031
Specifications
13