 English |
|
|
|
|
|
|
|
| TLK10031 Datasheet, PDF (8/146 Pages) Texas Instruments – TLK10031 Single-Channel XAUI/10GBASE-KR Transceiver | |||
| |||
| ◁ |
TLK10031
SLLSEL3A â JULY 2015 â REVISED AUGUST 2015
www.ti.com
5 Specifications
5.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1)(2)
VALUE
MIN
UNIT
MAX
Supply voltage
DVDD, VDD_LS/HS, VDDT_LS/HS, VPP, VDDD
VDDR_LS/HS, VDDO[1:0]
â0.3
1.4 V
â0.3
2.2 V
Input Voltage, VI
LVCMOS, CML, Analog
Operating Junction Temperature
â0.3
Supply + 0.3 V
105 °C
Characterized free-air operating temperature range
â40
85 °C
Storage temperature, Tstg
-65
150 °C
(1) Stresses beyond those listed under âabsolute maximum ratingsâ may cause permanent damage to the device. These are stress ratings
only and functional operation of the device at these or any other conditions beyond those indicated under ârecommended operating
conditionsâ is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltages are with respect to ground (VSS).
5.2 ESD Ratings
V(ESD)
Electrostatic discharge
Human Body Model (HBM), per ANSI/ESDA/JEDEC JS001(1)
Charged Device Model (CDM),
per JESD22-C101(2)
VALUE
±1000
±500
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
UNIT
V
V
5.3 Recommended Operating Conditions
PARAMETER
Digital / analog supply
voltages
VDDD, VDD_LS/HS, DVDD,
VDDT_LS/HS, VPP
SERDES PLL regulator
voltage
VDDR_LS/HS
LVCMOS I/O supply voltage VDDO[1:0]
IDD
Supply current
VDDD
VDDA_LS/HS
DVDD + VPP
VDDT_LS/HS
VDDRA_LS
VDDRA_HS
VDDO[1:0]
PD
Power dissipation
VDDD
VDDA
ISD
Shutdown current
DVDD + VPP
VDDT
VDDRA_HS/LS
VDDO
JR
REFCLK0P/N, REFCLK1P/N Random Jitter
TEST CONDITIONS
1.5V Nominal
1.8V Nominal
1.5V Nominal
1.8V Nominal
10.3 Gbps
Nominal
Worst case supply voltage,
temperature, and process.
10GBASE-KR, channel active,
default swing and Clkout settings
PDTRXA_N Asserted
12kHz to 20MHz
MIN
0.95
1.425
1.71
1.425
1.71
NOM
1.00
1.5
1.8
1.5
1.8
1.6
MAX UNIT
1.05 V
1.575
V
1.89
1.575
V
1.89
650
650
700
600 mA
70
70
10
W
2.3
300
85
250
mA
65
7
5
1 ps
8
Specifications
Submit Documentation Feedback
Product Folder Links: TLK10031
Copyright © 2015, Texas Instruments Incorporated
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese