C8051F58X Datasheet, PDF (44/356 Pages) Silicon Laboratories – Programmable hysteresis and response time Configurble as interrupt or reset source Low current

C8051F58x/F59x
Table 5.2. Global Electrical Characteristics (Continued)
–40 to +125 °C, 24 MHz system clock unless otherwise specified.
I_DD4
Parameter
I_DD Supply Sensitivity⁴
I_DD Frequency Sensitivity ^4,5
Conditions
Min
V_DD = 2.6 V, F = 200 kHz
—
V_DD = 2.6 V, F = 1.5 MHz
—
V_DD = 2.6 V, F = 25 MHz
—
V_DD = 2.6 V, F = 50 MHz
—
F = 25 MHz
—
F = 1 MHz
—
V_DD = 2.1V, F < 12.5 MHz, T = 25 °C —
V_DD = 2.1V, F > 12.5 MHz, T = 25 °C —
V_DD = 2.6V, F < 12.5 MHz, T = 25 °C —
V_DD = 2.6V, F > 12.5 MHz, T = 25 °C —
Typ
220
920
12
21
69
75
0.44
0.35
0.62
0.46
Max Units
—
µA
—
µA
21
mA
33
mA
—
%/V
—
%/V
— mA/MHz
— mA/MHz
— mA/MHz
— mA/MHz
Notes:
1. Given in Table 5.4 on page 48.
2. V_IO should not be lower than the V_DD voltage.
3. SYSCLK must be at least 32 kHz to enable debugging.
4. Based on device characterization data; Not production tested. Does not include oscillator supply current.
5. IDD can be estimated for frequencies < 15 MHz by simply multiplying the frequency of interest by the
frequency sensitivity number for that range. When using these numbers to estimate I_DD for >15 MHz, the
estimate should be the current at 50 MHz minus the difference in current indicated by the frequency
sensitivity number. For example: V_DD = 2.6 V; F = 20 MHz, I_DD = 21 mA - (50 MHz -
20 MHz) * 0.46 mA/MHz = 7.2 mA.
6. Idle IDD can be estimated for frequencies < 1 MHz by simply multiplying the frequency of interest by the
frequency sensitivity number for that range. When using these numbers to estimate Idle I_DD for >1 MHz, the
estimate should be the current at 50 MHz minus the difference in current indicated by the frequency
sensitivity number. 
For example: V_DD = 2.6 V; F = 5 MHz, Idle I_DD = 19 mA – (50 MHz – 5 MHz) x 0.38 mA/MHz = 1.9 mA.
44
Rev. 1.2