English
Language : 

C8051F58X Datasheet, PDF (267/356 Pages) Silicon Laboratories – Programmable hysteresis and response time Configurble as interrupt or reset source Low current
C8051F58x/F59x
SFR Definition 25.1. SCON1: Serial Port 1 Control
Bit
7
6
Name S1MODE
Type R/W
R
Reset
0
1
5
4
3
2
1
0
MCE1
REN1
TB81
RB81
TI1
RI1
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
SFR Address = 0x98; SFR Page = 0x10; Bit-Addressable
Bit Name
Function
7 S1MODE Serial Port 1 Operation Mode.
Selects the UART1 Operation Mode.
0: 8-bit UART with Variable Baud Rate.
1: 9-bit UART with Variable Baud Rate.
6 Unused Read = 1b, Write = Don’t Care.
5 MCE1 Multiprocessor Communication Enable.
The function of this bit is dependent on the Serial Port 1 Operation Mode:
Mode 0: Checks for valid stop bit.
0: Logic level of stop bit is ignored.
1: RI1 will only be activated if stop bit is logic level 1.
Mode 1: Multiprocessor Communications Enable.
0: Logic level of ninth bit is ignored.
1: RI1 is set and an interrupt is generated only when the ninth bit is logic 1.
4 REN1 Receive Enable.
0: UART1 reception disabled.
1: UART1 reception enabled.
3 TB81 Ninth Transmission Bit.
The logic level of this bit will be sent as the ninth transmission bit in 9-bit UART Mode
(Mode 1). Unused in 8-bit mode (Mode 0).
2 RB81 Ninth Receive Bit.
RB81 is assigned the value of the STOP bit in Mode 0; it is assigned the value of the
9th data bit in Mode 1.
1
TI1 Transmit Interrupt Flag.
Set by hardware when a byte of data has been transmitted by UART1 (after the 8th bit
in 8-bit UART Mode, or at the beginning of the STOP bit in 9-bit UART Mode). When
the UART1 interrupt is enabled, setting this bit causes the CPU to vector to the UART1
interrupt service routine. This bit must be cleared manually by software.
0
RI1 Receive Interrupt Flag.
Set to ‘1’ by hardware when a byte of data has been received by UART1 (set at the
STOP bit sampling time). When the UART1 interrupt is enabled, setting this bit to ‘1’
causes the CPU to vector to the UART1 interrupt service routine. This bit must be
cleared manually by software.
Rev. 1.2
267