C8051F58X Datasheet, PDF (36/356 Pages) Silicon Laboratories – Programmable hysteresis and response time Configurble as interrupt or reset source Low current

C8051F58x/F59x
4.3. QFN-40 Package Specifications
Figure 4.5. Typical QFN-40 Package Drawing
Table 4.5. QFN-40 Package Dimensions
Dimension Min
Typ
Max
Dimension Min
Typ
Max
A
0.80
0.85
0.90
A1
0.00
0.05
b
0.18
0.23
0.28
D
6.00 BSC
D2
4.00
4.10
4.20
e
0.50 BSC
E
6.00 BSC
E2
4.00
4.10
4.20
L
0.35
0.40
0.45
L1
0.10
aaa
0.10
bbb
0.10
ddd
0.05
eee
0.08
Notes:
1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to JEDEC Solid State Outline MO-220, variation VJJD-5, except for
features A, D2, and E2 which are toleranced per supplier designation.
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body
Components.
36
Rev. 1.2