English
Language : 

C8051F58X Datasheet, PDF (346/356 Pages) Silicon Laboratories – Programmable hysteresis and response time Configurble as interrupt or reset source Low current
C8051F58x/F59x
SFR Definition 29.4. PCA1CPMn: PCA1 Capture/Compare Mode
Bit
7
6
Name PWM161n ECOM1n
Type R/W
R/W
Reset
0
0
5
CAPP1n
R/W
0
4
CAPN1n
R/W
0
3
MAT1n
R/W
0
2
TOG1n
R/W
0
1
PWM1n
R/W
0
0
ECCF1n
R/W
0
SFR Addresses: PCA1CPM6 = 0xDA, PCA1CPM7 = 0xDB, PCA1CPM8 = 0xDC; PCA1CPM9 = 0xDD,
PCA1CPM10 = 0xDE, PCA1CPM11 = 0xDF, SFR Page (all registers) = 0x10
Bit Name
Function
7 PWM161n 16-bit Pulse Width Modulation Enable.
This bit enables 16-bit mode when Pulse Width Modulation mode is enabled.
0: 8 to 11-bit PWM selected.
1: 16-bit PWM selected.
6 ECOM1n Comparator Function Enable.
This bit enables the comparator function for PCA1 module n when set to 1.
5 CAPP1n Capture Positive Function Enable.
This bit enables the positive edge capture for PCA1 module n when set to 1.
4 CAPN1n Capture Negative Function Enable.
This bit enables the negative edge capture for PCA1 module n when set to 1.
3 MAT1n Match Function Enable.
This bit enables the match function for PCA1 module n when set to 1. When enabled,
matches of the PCA1 counter with a module's capture/compare register cause the
CCFn bit in PCA1MD register to be set to logic 1.
2 TOG1n Toggle Function Enable.
This bit enables the toggle function for PCA1 module n when set to 1. When enabled,
matches of the PCA1 counter with a module's capture/compare register cause the logic
level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module oper-
ates in Frequency Output Mode.
1 PWM1n Pulse Width Modulation Mode Enable.
This bit enables the PWM function for PCA1 module n when set to 1. When enabled, a
pulse width modulated signal is output on the CEXn pin. 8 to 11-bit PWM is used if
PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is
also set, the module operates in Frequency Output Mode.
0 ECCF1n Capture/Compare Flag Interrupt Enable.
This bit sets the masking of the Capture/Compare Flag (CCFn) interrupt.
0: Disable CCFn interrupts.
1: Enable a Capture/Compare Flag interrupt request when CCFn is set.
346
Rev. 1.2