|
C8051F58X Datasheet, PDF (354/356 Pages) Silicon Laboratories – Programmable hysteresis and response time Configurble as interrupt or reset source Low current | |||
|
◁ |
C8051F58x/F59x
DOCUMENT CHANGE LIST
Revision 0.1 to Revision 1.0
ï® Updated all specification TBDs
Clarified and corrected text throughout the document.
Revision 1.0 to Revision 1.1
ï® Updated âOrdering Informationâ on page 22 to include -A (Automotive) devices and automotive
qualification information.
ï® Updated supply current related specifications throughout â5. Electrical Characteristicsâ .
ï® Updated SFR Definition 8.1 to change VREF high setting to 2.20 V from 2.25 V.
ï® Updated Table 5.12 on page 53 and Figure 9.1 on Page 77 to indicate that Comparators are powered
from VIO and not VDDA.
ï® Updated the Gain Table in âCalculating the Gain Valueâ on page 60 to fix the ADC0GNH Value in the
last row.
ï® Updated Table 11.1 on page 94 with correct timing for all branch instructions, MOVC, and CPL A.
ï® Updated âProgramming The Flash Memoryâ on page 138 to clarify behavior of 8-bit MOVX instructions
and when writing/erasing Flash.
ï® Updated SFR Definition 15.3 (FLSCL) to include FLEWT bit definition. This bit must be set before
writing or erasing Flash. Also updated Table 5.5 on page 48 to reflect new Flash Write and Erase
timing.
ï® Updated â17.7. Flash Error Resetâ with an additional cause of a Flash Error reset.
ï® Updated â20.1. Port I/O Modes of Operationâ to remove note regarding interfacing to voltages above
VIO.
ï® Updated â23. SMBusâ to remove all hardware ACK features, including SMB0ADM and SMB0ADR
SFRs.
ï® Updated â24.3.2. Data Receptionâ to clarify UART receive FIFO behavior.
ï® Updated SFR Definition 24.1 (SCON0) to correct SFR Page to 0x00 from All Pages.
ï® Various formatting changes and corrections throughout the document.ï
Note: All items from the C8051F58x/59x Errata dated July 1, 2009 are incorporated into this data sheet.
Revision 1.1 to Revision 1.2
ï® Updated â1. System Overviewâ with a voltage range specification for the internal oscillator.
ï® Updated Table 5.6, âInternal High-Frequency Oscillator Electrical Characteristics,â on page 49 with new
conditions for the internal oscillator accuracy. The internal oscillator accuracy is dependent on the
operating voltage range.
ï® Updated â5. Electrical Characteristicsâ to remove the internal oscillator curve across temperature
diagram.
ï® Updated Figure 6.4 with new timing diagram when using CNVSTR pin.
ï® Updated SFR Definition 8.1 (REF0CN) with oscillator suspend requirement for ZTCEN.
ï® Fixed incorrect cross references in â9. Comparatorsâ .
ï® Updated SFR Definition 10.1 (REG0CN) with a new definition for Bit 6. The bit 6 reset value is 1b and
must be written to 1b.
ï® Updated SFR Definition 12.1 (PSBANK) with correct reset value.
ï® Updated â16.3. Suspend Modeâ with note regarding ZTCEN.
354
Rev. 1.2
|
▷ |