English
Language : 

JN517X Datasheet, PDF (23/100 Pages) NXP Semiconductors – Supports multiple network stacks
NXP Semiconductors
JN517x
IEEE802.15.4 Wireless Microcontroller
When the supply drops below the POR ‘falling’ threshold, it will retrigger the reset. On
platform with higher power (e.g. light bulb, smart plug) it is recommended to use this
external circuit to avoid unexpected reset due to spurs.
VDD
R1
18 kΩ
RESET_N
C1
not connected
JN517x
aaa-021455
Fig 13. External reset generation
9.5.2 External reset
An external reset is generated by a low level on the RESET_N pin. Reset pulses longer
than the minimum pulse width will generate a reset during active or sleep modes. Shorter
pulses are not guaranteed to generate a reset. The JN517x is held in reset while the
RESET_N pin is low. When the applied signal reaches the reset threshold voltage (Vrst) on
its positive edge, the internal reset process starts.
The JN517x has an internal pull-up resistor (see Table 19) connect to the RESET_N pin.
The pin is an input for an external reset only. By holding the RESET_N pin low, the
JN517x is held in reset, resulting in a typical current of 6 A.
RESET_N pin
Fig 14. External reset
reset
internal reset
aaa-017252
9.5.3 Software reset
A system reset can be triggered at any time through software control, causing a full chip
reset and invalidating the RAM contents. For example, this can be executed within a
user’s application upon detection of a system failure.
9.5.4 Supply Voltage Monitor
An internal SVM is used to monitor the supply voltage to the JN517x; this can be used
while the device is awake or is in CPU doze mode. Dips in the supply voltage below a
variable threshold can be detected and can be used to cause the JN517x to perform a
chip reset. Equally, dips in the supply voltage can be detected and used to cause an
interrupt to the processor, when the voltage either drops below the threshold or rises
above it.
JN517X
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 2.0 — 8 November 2016
© NXP Semiconductors N.V. 2016. All rights reserved.
23 of 100