English
Language : 

MC68HC08AS32 Datasheet, PDF (383/394 Pages) Motorola, Inc – M68HC08 Family of 8-bit microcontroller units (MCUs)
Electrical Specifications
BDLC Receiver VPW Symbol Timings
21.16 BDLC Receiver VPW Symbol Timings
Characteristic(1), (2), (3)
Number Symbol
Min
Typ
Max
Unit
Passive Logic 0
Passive Logic 1
Active Logic 0
Active Logic 1
Start-of-Frame (SOF)
End-of-Data (EOD)
End-of-Frame (EOF)
Break
10
tTRVP1
34
64
96
µs
11
tTRVP2
96
128
163
µs
12
tTRVA1
96
128
163
µs
13
tTRVA2
34
64
96
µs
14
tTRVA3
163
200
239
µs
15
tTRVP3
163
200
239
µs
16
tTRV4
239
280
320
µs
18
tTRV6
280
—
—
µs
1. fBDLC = 1.048576 or 1.0 MHz, VDD = 5.0 V ± 10%, VSS = 0 V
2. The receiver symbol timing boundaries are subject to an uncertainty of 1 tBDLC µs due to sampling considerations.
3. See Figure 21-3.
14
10
12
SOF
13
11
0
0
15
1
1
0
EOD
16
EOF
18
BRK
Figure 21-3. BDLC Variable Pulse Width Modulation (VPW) Symbol Timing
MC68HC08AS32 — Rev. 3.0
MOTOROLA
Electrical Specifications
Advance Information
383