HD6473032F Datasheet, PDF (427/572 Pages) Hitachi Semiconductor – Hitachi Microcomputer

16.2 Register Configuration
The H8/3032 Series’ system control register (SYSCR) controls the power-down state. Table 16-2
summarizes this register.
Table 16-2 Control Register
Address* Name
H'FFF2
System control register
Note: * Lower 16 bits of the address.
Abbreviation R/W
SYSCR
R/W
Initial Value
H'0B
16.2.1 System Control Register (SYSCR)
Bit
Initial value
Read/Write
7
SSBY
0
R/W
6
STS2
0
R/W
5
STS1
0
R/W
4
STS0
0
R/W
3
2
UE NMIEG
1
0
R/W R/W
1
0
— RAME
1
1
—
R/W
RAM enable
Reserved bit
NMI edge select
User bit enable
Standby timer select 2 to 0
These bits select the
waiting time at exit from
software standby mode
Software standby
Enables transition to
software standby mode
SYSCR is an 8-bit readable/writable register. Bit 7 (SSBY) and bits 6 to 4 (STS2 to STS0) control
the power-down state. For information on the other SYSCR bits, see section 3.3, System Control
Register.
412