HD6473032F Datasheet, PDF (125/572 Pages) Hitachi Semiconductor – Hitachi Microcomputer

8-Bit, Two-State-Access Areas: Figure 6-4 shows the timing of bus control signals for an 8-bit,
two-state-access area. Wait status cannot be inserted.
ø
Address bus
AS
Read
access
RD
D₇ to D₀
Write
access
WR
D₇ to D₀
Bus cycle
T₁
T₂
External address
Valid
Valid
Figure 6-4 Bus Control Signal Timing for 8-Bit, Two-State-Access Area
110