|
HD6473032F Datasheet, PDF (18/572 Pages) Hitachi Semiconductor – Hitachi Microcomputer | |||
|
◁ |
Table 1-1 Features (cont)
Feature
Description
16-bit integrated
timer unit (ITU)
⢠Five 16-bit timer channels, capable of processing up to 12 pulse outputs or 10
pulse inputs
⢠16-bit timer counter (channels 0 to 4)
⢠Two multiplexed output compare/input capture pins (channels 0 to 4)
⢠Operation can be synchronized (channels 0 to 4)
⢠PWM mode available (channels 0 to 4)
⢠Phase counting mode available (channel 2)
⢠Buffering available (channels 3 and 4)
⢠Reset-synchronized PWM mode available (channels 3 and 4)
⢠Complementary PWM mode available (channels 3 and 4)
Programmable ⢠Maximum 16-bit pulse output, using ITU as time base
timing pattern ⢠Up to four 4-bit pulse output groups (or one 16-bit group, or two 8-bit groups)
controller (TPC) ⢠Non-overlap mode available
Watchdog
timer (WDT),
1 channel
⢠Reset signal can be generated by overflow
⢠Reset signal can be output externally
⢠Usable as an interval timer
Serial
communication
interface (SCI),
2 channels
⢠Selection of asynchronous or synchronous mode
⢠Full duplex: can transmit and receive simultaneously
⢠On-chip baud-rate generator
A/D converter
⢠Resolution: 10 bits
⢠Eight channels, with selection of single or scan mode
⢠Variable analog conversion voltage range
⢠Sample-and-hold function
⢠Can be externally triggered
I/O ports
⢠55 input/output pins
⢠8 input-only pins
3
|
▷ |