SMJ320F240 Datasheet, PDF (61/99 Pages) Texas Instruments – DSP CONTROLLER

PARAMETER MEASUREMENT INFORMATION
SMJ320F240
DSP CONTROLLER
SGUS029 – APRIL 1999
timing parameter symbology
Timing parameter symbols used are created in accordance with JEDEC Standard 100-A. To shorten the
symbols, some of the pin names and other related terminology have been abbreviated as follows:
A
A[15:0]
Cl
XTAL1/CLKIN
CO
CLKOUT/IOPC1
D
D[15:0]
INT
NMI, XINT1, XINT2/IO, and XINT3/IO
MS
Memory strobe pins IS, DS, or PS
R
READY
RD
Read cycle or W/R
RS
RS or PORESET
W
Write cycle or WE
Lowercase subscripts and their meanings:
a
access time
c
cycle time (period)
d
delay time
f
fall time
h
hold time
r
rise time
su
setup time
t
transition time
v
valid time
w
pulse duration (width)
Letters and symbols and their meanings:
H
High
L
Low
V
Valid
X
Unknown, changing, or don’t care level
Z
High impedance
general notes on timing parameters
All output signals from the SMJ320F240 devices (including CLKOUT) are derived from an internal clock such
that all output transitions for a given half-cycle occur with a minimum of skewing relative to each other.
The signal combinations shown in the following timing diagrams may not necessarily represent actual cycles.
For actual cycle examples, see the appropriate cycle description section of this data sheet.
XTAL1/CLKIN
XTAL2
XTAL1/CLKIN
XTAL2
See Note B
C1
C2
External
NC
(see Note A)
Crystal
(see Note A)
Clock Signal
(toggling 0 – 5 V)
NOTES: A. For the values of C1 and C2, see the crystal manufacturer’s specification.
B. Use this configuration in conjunction with OSCBYP pin pulled low.
C. Texas Instruments encourages customers to submit samples of the device to the resonator/crystal vendor for full characterization.
Figure 19. Recommended Crystal / Clock Connection
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251–1443
61