English
Language : 

SMJ320F240 Datasheet, PDF (54/99 Pages) Texas Instruments – DSP CONTROLLER
SMJ320F240
DSP CONTROLLER
SGUS029 – APRIL 1999
instruction set summary (continued)
Table 14. SMJ320F240 Instruction Set Summary (Continued)
’F240
MNEMONIC
LACL
LACT
LAR
DESCRIPTION
Load accumulator immediate short
Zero accumulator
Zero low accumulator and load high accumulator
Zero low accumulator and load low accumulator with no sign extension
Load accumulator with shift specified by T register
Load auxiliary register
Load auxiliary register short immediate
Load auxiliary register long immediate
Load data-memory page pointer
LDP
Load data-memory page pointer immediate
LPH
Load high-P register
Load status register ST0
LST
Load status register ST1
LT
Load TREG
LTA
Load TREG and accumulate previous product
LTD
Load TREG, accumulate previous product, and move data
LTP
Load TREG and store P register in accumulator
LTS
Load TREG and subtract previous product
MAC
Multiply and accumulate
MACD
MAR
MPY
MPYA
MPYS
MPYU
NEG
NMI
NOP
NORM
OR
Multiply and accumulate with data move
Load auxiliary register pointer
Modify auxiliary register
Multiply (with TREG, store product in P register)
Multiply immediate
Multiply and accumulate previous product
Multiply and subtract previous product
Multiply unsigned
Negate accumulator
Nonmaskable interrupt
No operation
Normalize contents of accumulator
OR with accumulator
OR immediate with accumulator with shift
OR immediate with accumulator with shift of 16
OUT
PAC
Output data to port
Load accumulator with P register
WORDS/
CYCLES MSB
OPCODE
LSB
1/1
1011 1001 KKKK KKKK
1/1
1011 1001 0000 0000
1/1
0110 1010 IADD RESS
1/1
0110 1001 IADD RESS
1/1
0110 1011 IADD RESS
1/2
0000 0ARx IADD RESS
1/2
1011 0ARx KKKK KKKK
1011 1111 0000 1ARx
2/2
16-Bit Constant
1/2
0000 1101 IADD RESS
1/2
1011 110P AGEP OINT
1/1
0111 0101 IADD RESS
1/2
0000 1110 IADD RESS
1/2
0000 1111 IADD RESS
1/1
0111 0011 IADD RESS
1/1
0111 0000 IADD RESS
1/1
0111 0010 IADD RESS
1/1
0111 0001 IADD RESS
1/1
0111 0100 IADD RESS
1010 0010 IADD RESS
2/3
16-Bit Constant
1010 0011 IADD RESS
2/3
16-Bit Constant
1/1
1000 1011 1000 1ARx
1/1
1000 1011 IADD RESS
1/1
0101 0100 IADD RESS
1/1
110C KKKK KKKK KKKK
1/1
0101 0000 IADD RESS
1/1
0101 0001 IADD RESS
1/1
0101 0101 IADD RESS
1/1
1011 1110 0000 0010
1/4
1011 1110 0101 0010
1/1
1000 1011 0000 0000
1/1
1010 0000 IADD RESS
1/1
0110 1101 IADD RESS
1011 1111 1100 SHFT
2/2
16-Bit Constant
1011 1110 1000 0010
2/2
16-Bit Constant
2/3
0000 1100 IADD RESS
16BIT I / O PORT ADRS
1/1
1011 1110 0000 0011
54
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251–1443