SMJ320F240 Datasheet, PDF (27/99 Pages) Texas Instruments – DSP CONTROLLER

low-power modes (continued)
Wake-up
Signal
Watchdog Timer
and
Real-Time Interrupt
Module
SMJ320F240
DSP CONTROLLER
SGUS029 – APRIL 1999
Wake-up Signal
to CPU
NMI
XINT1
XINT2
XINT3
External-Interrupt Logic
Reset
Signal
Reset Logic
System Module
Figure 9. Waking Up the Device From Power Down
LOW-
POWER
MODE
Run
Idle 1
PLLPM(x)
BITS IN
CKCR0[2:3]
XX
00
CPUCLK
STATUS
On
Off
Table 9. Low-Power Modes
SYSCLK
STATUS
On
On
WDCLK
STATUS
On
On
PLL
STATUS
On
On
Idle 2
01
Off
Off
On
On
PLL Power
Down
10
Off
Off
On
Off
OSC Power
Down
11
Off
Off
Off
Off
OSC
STATUS
On
On
On
On
Off
EXIT
CONDITION
—
Any interrupt
or reset
Wake-up
interrupt or
reset
Wake-up
interrupt or
reset
Wake-up
interrupt or
reset
TYPICAL
POWER
80 mA
50 mA
7 mA
1 mA
400 mA
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251–1443
27