HD64F3337YCP16V Datasheet, PDF (293/749 Pages) Renesas Technology Corp – Old Company Name in Catalogs and Other Documents

Clock
In asynchronous mode it is possible to select either an internal clock created by the on-chip baud
rate generator, or an external clock input at the SCK pin. The selection is made by the C/A bit in
the serial mode register (SMR) and the CKE1 and CKE0 bits in the serial control register (SCR).
Refer to table 12.8.
If an external clock is input at the SCK pin, its frequency should be 16 times the desired bit rate.
If the internal clock provided by the on-chip baud rate generator is selected and the SCK pin is
used for clock output, the output clock frequency is equal to the bit rate, and the clock pulse rises
at the center of the transmit data bits. Figure 12.3 shows the phase relationship between the output
clock and transmit data.
0 D0 D1 D2 D3 D4 D5 D6 D7 0/1 1 1
One frame
Figure 12.3 Phase Relationship between Clock Output and Transmit Data
(Asynchronous Mode)
Transmitting and Receiving Data
SCI Initialization: Before transmitting or receiving, software must clear the TE and RE bits to 0
in the serial control register (SCR), then initialize the SCI following the procedure in figure 12.4.
Note:
When changing the communication mode or format, always clear the TE and RE bits to 0
before following the procedure given below. Clearing TE to 0 sets TDRE to 1 and
initializes the transmit shift register (TSR). Clearing RE to 0, however, does not initialize
the RDRF, PER, FER, and ORER flags and receive data register (RDR), which retain their
previous contents.
When an external clock is used, the clock should not be stopped during initialization or
subsequent operation. SCI operation becomes unreliable if the clock is stopped.
261