LAN9730 Datasheet, PDF (117/222 Pages) SMSC Corporation – High-Speed Inter-Chip (HSIC) USB 2.0

LAN9730/LAN9730i
Figure 5-2 flowcharts PME operation while in Internal PHY Mode. The following conditions hold:
EEPROM Configuration:
• GPIO PME Enable = 1 (enabled)
• GPIO PME Configuration = 0 (PME signaled via level on GPIO pin)
• GPIO PME Length = 0 (NA)
• GPIO PME Polarity = 1 (high level signals event)
• GPIO PME Buffer Type = 1 (push-pull)
• GPIO PME WOL Select = 0 (Magic Packet wakeup)
• GPIO10 Detection Select = 0 (Active-low detection)
• Power Method = 1 (self powered)
• MAC address for Magic Packet
PME signaling configuration (as determined by PHY Mode):
• GPIO0 signals PME
• GPIO1 is PME_MODE_SEL
Note: A POR occurring when PME_MODE_SEL = 1 and an EEPROM present with the GPIO PME Enable set
results in the device entering PME Mode.
 2012-2015 Microchip Technology Inc.
DS00001946A-page 117