English
Language : 

LM3S8G62 Datasheet, PDF (50/1096 Pages) Texas Instruments – Stellaris® LM3S8G62 Microcontroller
OBSOLETE: TI has discontinued production of this device.
Architectural Overview
1.3.4.7
1.3.5
Programmable GPIOs (see page 409)
General-purpose input/output (GPIO) pins offer flexibility for a variety of connections. The Stellaris
GPIO module is comprised of seven physical GPIO blocks, each corresponding to an individual
GPIO port. The GPIO module is FiRM-compliant (compliant to the ARM Foundation IP for Real-Time
Microcontrollers specification) and supports 0-46 programmable input/output pins. The number of
GPIOs available depends on the peripherals being used (see “Signal Tables” on page 975 for the
signals available to each GPIO pin).
■ Up to 46 GPIOs, depending on configuration
■ Highly flexible pin muxing allows use as GPIO or one of several peripheral functions
■ 5-V-tolerant in input configuration
■ Two means of port access: either Advanced High-Performance Bus (AHB) with better back-to-back
access performance, or the legacy Advanced Peripheral Bus (APB) for backwards-compatibility
with existing code
■ Fast toggle capable of a change every clock cycle for ports on AHB, every two clock cycles for
ports on APB
■ Programmable control for GPIO interrupts
– Interrupt generation masking
– Edge-triggered on rising, falling, or both
– Level-sensitive on High or Low values
■ Bit masking in both read and write operations through address lines
■ Can be used to initiate an ADC sample sequence
■ Pins configured as digital inputs are Schmitt-triggered
■ Programmable control for GPIO pad configuration
– Weak pull-up or pull-down resistors
– 2-mA, 4-mA, and 8-mA pad drive for digital communication; up to four pads can sink 18-mA
for high-current applications
– Slew rate control for the 8-mA drive
– Open drain enables
– Digital input enables
Advanced Motion Control
The LM3S8G62 microcontroller provides motion control functions integrated into the device, including:
■ Six advanced PWM outputs for motion and energy applications
■ Four fault inputs to promote low-latency shutdown
50
July 24, 2012
Texas Instruments-Production Data