LM3S8G62 Datasheet, PDF(1002/1096 Page) Texas Instruments – Stellaris® LM3S8G62 Microcontroller

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

LM3S8G62 Datasheet, PDF (1002/1096 Pages) Texas Instruments – Stellaris® LM3S8G62 Microcontroller

◁

Signal Tables

OBSOLETE: TI has discontinued production of this device.

Table 22-7. Signals by Pin Number (continued)

Pin Number

Pin Name

Pin Type Buffer Typea Description

PD7

I/O

TTL

GPIO port D bit 7.

AIN4

I

Analog Analog-to-digital converter input 4.

A2

C0o

O

TTL

Analog comparator 0 output.

CCP1

I/O

TTL

Capture/Compare/PWM 1.

IDX0

I

TTL

QEI module 0 index.

PD6

I/O

TTL

GPIO port D bit 6.

A3

AIN5

I

Analog Analog-to-digital converter input 5.

Fault0

I

TTL

PWM Fault 0.

PD4

I/O

TTL

GPIO port D bit 4.

AIN7

I

Analog Analog-to-digital converter input 7.

A4

CCP0

I/O

TTL

Capture/Compare/PWM 0.

CCP3

I/O

TTL

Capture/Compare/PWM 3.

GNDA

A5

-

Power The ground reference for the analog circuits (ADC, Analog

Comparators, etc.). These are separated from GND to minimize

the electrical noise contained on VDD from affecting the analog

functions.

PB4

I/O

TTL

GPIO port B bit 4.

AIN10

I

Analog Analog-to-digital converter input 10.

C0-

A6

CAN0Rx

I

Analog Analog comparator 0 negative input.

I

TTL

CAN module 0 receive.

IDX0

I

TTL

QEI module 0 index.

U1Rx

I

TTL

UART module 1 receive. When in IrDA mode, this signal has IrDA

modulation.

PB6

I/O

TTL

GPIO port B bit 6.

C0+

I

Analog Analog comparator 0 positive input.

C0o

O

TTL

Analog comparator 0 output.

CCP1

I/O

TTL

Capture/Compare/PWM 1.

CCP5

I/O

TTL

Capture/Compare/PWM 5.

CCP7

I/O

TTL

Capture/Compare/PWM 7.

A7

Fault1

I

TTL

PWM Fault 1.

IDX0

I

TTL

QEI module 0 index.

VREFA

I

Analog This input provides a reference voltage used to specify the input

voltage at which the ADC converts to a maximum value. In other

words, the voltage that is applied to VREFA is the voltage with which

an AINn signal is converted to 4095. The VREFA input is limited

to the range specified in Table 24-22 on page 1043 .

PB7

I/O

TTL

GPIO port B bit 7.

A8

NMI

I

TTL

Non-maskable interrupt.

PC0

I/O

TTL

GPIO port C bit 0.

A9

SWCLK

I

TTL

JTAG/SWD CLK.

TCK

I

TTL

JTAG/SWD CLK.

PC3

I/O

TTL

GPIO port C bit 3.

A10

SWO

O

TTL

JTAG TDO and SWO.

TDO

O

TTL

JTAG TDO and SWO.

1002

Texas Instruments-Production Data

July 24, 2012

▷