English
Language : 

LM3S8G62 Datasheet, PDF (484/1096 Pages) Texas Instruments – Stellaris® LM3S8G62 Microcontroller
OBSOLETE: TI has discontinued production of this device.
General-Purpose Timers
Register 4: GPTM Control (GPTMCTL), offset 0x00C
This register is used alongside the GPTMCFG and GMTMTnMR registers to fine-tune the timer
configuration, and to enable other features such as timer stall and the output trigger. The output
trigger can be used to initiate transfers on the ADC module.
Important: Bits in this register should only be changed when the TnEN bit for the respective timer
is cleared.
GPTM Control (GPTMCTL)
Timer 0 base: 0x4003.0000
Timer 1 base: 0x4003.1000
Timer 2 base: 0x4003.2000
Timer 3 base: 0x4003.3000
Offset 0x00C
Type R/W, reset 0x0000.0000
31
30
29
28
Type RO
RO
RO
RO
Reset
0
0
0
0
15
14
13
12
reserved TBPWML TBOTE reserved
Type RO
R/W
R/W
RO
Reset
0
0
0
0
27
26
25
24
23
22
21
20
reserved
RO
RO
RO
RO
RO
RO
RO
RO
0
0
0
0
0
0
0
0
11
10
TBEVENT
R/W
R/W
0
0
9
8
TBSTALL TBEN
R/W
R/W
0
0
7
6
5
4
reserved TAPWML TAOTE RTCEN
RO
R/W
R/W
R/W
0
0
0
0
19
18
17
16
RO
RO
RO
RO
0
0
0
0
3
2
TAEVENT
R/W
R/W
0
0
1
0
TASTALL TAEN
R/W
R/W
0
0
Bit/Field
31:15
14
Name
reserved
TBPWML
Type
RO
R/W
Reset Description
0x0000.0
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
0
GPTM Timer B PWM Output Level
The TBPWML values are defined as follows:
Value Description
0 Output is unaffected.
1 Output is inverted.
13
TBOTE
R/W
0
GPTM Timer B Output Trigger Enable
The TBOTE values are defined as follows:
Value Description
0 The output Timer B ADC trigger is disabled.
1 The output Timer B ADC trigger is enabled.
In addition, the ADC must be enabled and the timer selected as a trigger
source with the EMn bit in the ADCEMUX register (see page 567).
12
reserved
RO
0
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
484
July 24, 2012
Texas Instruments-Production Data