LM3S8G62 Datasheet, PDF (12/1096 Pages) Texas Instruments – Stellaris® LM3S8G62 Microcontroller

Table of Contents
OBSOLETE: TI has discontinued production of this device.
Figure 12-7. ADC Input Equivalency Diagram ......................................................................... 543
Figure 12-8. Internal Voltage Conversion Result ..................................................................... 544
Figure 12-9. External Voltage Conversion Result with 3.0-V Setting ......................................... 545
Figure 12-10. External Voltage Conversion Result with 1.0-V Setting ......................................... 545
Figure 12-11. Differential Sampling Range, V_{IN_ODD} = 1.5 V ...................................................... 547
Figure 12-12. Differential Sampling Range, V_{IN_ODD} = 0.75 V .................................................... 547
Figure 12-13. Differential Sampling Range, V_{IN_ODD} = 2.25 V .................................................... 548
Figure 12-14. Internal Temperature Sensor Characteristic ......................................................... 549
Figure 12-15. Low-Band Operation (CIC=0x0 and/or CTC=0x0) ................................................ 551
Figure 12-16. Mid-Band Operation (CIC=0x1 and/or CTC=0x1) ................................................. 552
Figure 12-17. High-Band Operation (CIC=0x3 and/or CTC=0x3) ................................................ 553
Figure 13-1. UART Module Block Diagram ............................................................................. 616
Figure 13-2. UART Character Frame ..................................................................................... 618
Figure 13-3. IrDA Data Modulation ......................................................................................... 620
Figure 13-4. LIN Message ..................................................................................................... 622
Figure 13-5. LIN Synchronization Field ................................................................................... 623
Figure 14-1. SSI Module Block Diagram ................................................................................. 679
Figure 14-2. TI Synchronous Serial Frame Format (Single Transfer) ........................................ 683
Figure 14-3. TI Synchronous Serial Frame Format (Continuous Transfer) ................................ 683
Figure 14-4. Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0 .......................... 684
Figure 14-5. Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0 .................. 684
Figure 14-6. Freescale SPI Frame Format with SPO=0 and SPH=1 ......................................... 685
Figure 14-7. Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0 ............... 686
Figure 14-8. Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0 ........ 686
Figure 14-9. Freescale SPI Frame Format with SPO=1 and SPH=1 ......................................... 687
Figure 14-10. MICROWIRE Frame Format (Single Frame) ........................................................ 688
Figure 14-11. MICROWIRE Frame Format (Continuous Transfer) ............................................. 689
Figure 14-12. MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements ............ 689
Figure 15-1. I²C Block Diagram ............................................................................................. 721
Figure 15-2. I²C Bus Configuration ........................................................................................ 722
Figure 15-3. START and STOP Conditions ............................................................................. 722
Figure 15-4. Complete Data Transfer with a 7-Bit Address ....................................................... 723
Figure 15-5. R/S Bit in First Byte ............................................................................................ 723
Figure 15-6. Data Validity During Bit Transfer on the I²C Bus ................................................... 723
Figure 15-7. Master Single TRANSMIT .................................................................................. 727
Figure 15-8. Master Single RECEIVE ..................................................................................... 728
Figure 15-9. Master TRANSMIT with Repeated START ........................................................... 729
Figure 15-10. Master RECEIVE with Repeated START ............................................................. 730
Figure 15-11. Master RECEIVE with Repeated START after TRANSMIT with Repeated
START .............................................................................................................. 731
Figure 15-12. Master TRANSMIT with Repeated START after RECEIVE with Repeated
START .............................................................................................................. 732
Figure 15-13. Slave Command Sequence ................................................................................ 733
Figure 16-1. CAN Controller Block Diagram ............................................................................ 758
Figure 16-2. CAN Data/Remote Frame .................................................................................. 760
Figure 16-3. Message Objects in a FIFO Buffer ...................................................................... 768
Figure 16-4. CAN Bit Time .................................................................................................... 772
Figure 17-1. Ethernet Controller ............................................................................................. 808
12
July 24, 2012
Texas Instruments-Production Data