LM3S8G62 Datasheet, PDF (21/1096 Pages) Texas Instruments – Stellaris® LM3S8G62 Microcontroller

OBSOLETE: TI has discontinued production of this device.
Stellaris^® LM3S8G62 Microcontroller
Register 13:
Register 14:
Register 15:
Register 16:
Register 17:
Register 18:
Register 19:
Register 20:
Register 21:
Register 22:
Register 23:
Register 24:
Register 25:
Register 26:
Register 27:
Register 28:
Register 29:
Register 30:
Register 31:
Register 32:
Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400 ............... 328
Boot Configuration (BOOTCFG), offset 0x1D0 ................................................................. 329
User Register 0 (USER_REG0), offset 0x1E0 .................................................................. 331
User Register 1 (USER_REG1), offset 0x1E4 .................................................................. 332
User Register 2 (USER_REG2), offset 0x1E8 .................................................................. 333
User Register 3 (USER_REG3), offset 0x1EC ................................................................. 334
Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204 .................................... 335
Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208 .................................... 336
Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C ................................... 337
Flash Memory Protection Read Enable 4 (FMPRE4), offset 0x210 .................................... 338
Flash Memory Protection Read Enable 5 (FMPRE5), offset 0x214 .................................... 339
Flash Memory Protection Read Enable 6 (FMPRE6), offset 0x218 .................................... 340
Flash Memory Protection Read Enable 7 (FMPRE7), offset 0x21C ................................... 341
Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404 ............................... 342
Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408 ............................... 343
Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C ............................... 344
Flash Memory Protection Program Enable 4 (FMPPE4), offset 0x410 ............................... 345
Flash Memory Protection Program Enable 5 (FMPPE5), offset 0x414 ............................... 346
Flash Memory Protection Program Enable 6 (FMPPE6), offset 0x418 ............................... 347
Flash Memory Protection Program Enable 7 (FMPPE7), offset 0x41C ............................... 348
Micro Direct Memory Access (μDMA) ........................................................................................ 349
Register 1: DMA Channel Source Address End Pointer (DMASRCENDP), offset 0x000 ...................... 373
Register 2: DMA Channel Destination Address End Pointer (DMADSTENDP), offset 0x004 ................ 374
Register 3: DMA Channel Control Word (DMACHCTL), offset 0x008 .................................................. 375
Register 4: DMA Status (DMASTAT), offset 0x000 ............................................................................ 380
Register 5: DMA Configuration (DMACFG), offset 0x004 ................................................................... 382
Register 6: DMA Channel Control Base Pointer (DMACTLBASE), offset 0x008 .................................. 383
Register 7: DMA Alternate Channel Control Base Pointer (DMAALTBASE), offset 0x00C .................... 384
Register 8: DMA Channel Wait-on-Request Status (DMAWAITSTAT), offset 0x010 ............................. 385
Register 9: DMA Channel Software Request (DMASWREQ), offset 0x014 ......................................... 386
Register 10: DMA Channel Useburst Set (DMAUSEBURSTSET), offset 0x018 .................................... 387
Register 11: DMA Channel Useburst Clear (DMAUSEBURSTCLR), offset 0x01C ................................. 388
Register 12: DMA Channel Request Mask Set (DMAREQMASKSET), offset 0x020 .............................. 389
Register 13: DMA Channel Request Mask Clear (DMAREQMASKCLR), offset 0x024 ........................... 390
Register 14: DMA Channel Enable Set (DMAENASET), offset 0x028 ................................................... 391
Register 15: DMA Channel Enable Clear (DMAENACLR), offset 0x02C ............................................... 392
Register 16: DMA Channel Primary Alternate Set (DMAALTSET), offset 0x030 .................................... 393
Register 17: DMA Channel Primary Alternate Clear (DMAALTCLR), offset 0x034 ................................. 394
Register 18: DMA Channel Priority Set (DMAPRIOSET), offset 0x038 ................................................. 395
Register 19: DMA Channel Priority Clear (DMAPRIOCLR), offset 0x03C .............................................. 396
Register 20: DMA Bus Error Clear (DMAERRCLR), offset 0x04C ........................................................ 397
Register 21: DMA Channel Assignment (DMACHASGN), offset 0x500 ................................................. 398
Register 22: DMA Channel Interrupt Status (DMACHIS), offset 0x504 .................................................. 399
Register 23: DMA Peripheral Identification 0 (DMAPeriphID0), offset 0xFE0 ......................................... 400
Register 24: DMA Peripheral Identification 1 (DMAPeriphID1), offset 0xFE4 ......................................... 401
Register 25: DMA Peripheral Identification 2 (DMAPeriphID2), offset 0xFE8 ......................................... 402
Register 26: DMA Peripheral Identification 3 (DMAPeriphID3), offset 0xFEC ........................................ 403
Register 27: DMA Peripheral Identification 4 (DMAPeriphID4), offset 0xFD0 ......................................... 404
July 24, 2012
21
Texas Instruments-Production Data