English
Language : 

PIC18F23K22 Datasheet, PDF (453/492 Pages) Microchip Technology – 28/40/44-Pin, Low-Power, High-Performance Microcontrollers with nanoWatt XLP Technology
PIC18(L)F2X/4XK22
TABLE 27-16: EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1)
Param.
No.
Symbol
Characteristic
Min
Max Units Conditions
70
TssL2scH, SS  to SCK  or SCK  Input
TssL2scL
71
TscH
71A
SCK Input High Time
(Slave mode)
Continuous
Single Byte
72
TscL
72A
SCK Input Low Time
(Slave mode)
Continuous
Single Byte
73A Tb2b
Last Clock Edge of Byte 1 to the First Clock Edge of Byte 2
74
TscH2diL, Hold Time of SDI Data Input to SCK Edge
TscL2diL
75
TdoR
SDO Data Output Rise Time
76
TdoF
SDO Data Output Fall Time
77
TssH2doZ SS to SDO Output High-Impedance
78
TscR
SCK Output Rise Time
(Master mode)
79
TscF
SCK Output Fall Time (Master mode)
80
TscH2doV, SDO Data Output Valid after SCK Edge
TscL2doV
82
TssL2doV SDO Data Output Valid after SS  Edge
83
TscH2ssH, SS  after SCK Edge
TscL2ssH
Note 1: Requires the use of Parameter #73A.
2: Only if Parameter #71A and #72A are used.
TCY
— ns
1.25 TCY + 30 —
40
—
1.25 TCY + 30 —
40
—
1.5 TCY + 40 —
100
—
ns
ns (Note 1)
ns
ns (Note 1)
ns (Note 2)
ns
—
25 ns
—
25 ns
10
50 ns
—
25 ns
—
25 ns
—
50 ns
—
50 ns
1.5 TCY + 40 — ns
FIGURE 27-14: I2C™ BUS START/STOP BITS TIMING
SCL
SDA
91
90
93
92
Start
Condition
Note: Refer to Figure 27-3 for load conditions.
Stop
Condition
 2010 Microchip Technology Inc.
Preliminary
DS41412B-page 453