PIC18F23K22 Datasheet, PDF(147/492 Page) Microchip Technology – 28/40/44-Pin, Low-Power, High-Performance Microcontrollers with nanoWatt XLP Technology

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

PIC18F23K22 Datasheet, PDF (147/492 Pages) Microchip Technology – 28/40/44-Pin, Low-Power, High-Performance Microcontrollers with nanoWatt XLP Technology

◁

PIC18(L)F2X/4XK22

TABLE 10-11: PORTD I/O SUMMARY

Pin Name

Function

TRIS

Setting

ANSEL Pin

setting Type

Buffer

Type

Description

RD0/SCK2/SCL2/AN20

RD0

0

1

O

DIG LATD<0> data output; not affected by analog input.

1

0

I

ST PORTD<0> data input; disabled when analog input

enabled.

SCK2

0

1

SCL2

0

1

1

O

DIG MSSP2 SPI Clock output.

0

I

ST MSSP2 SPI Clock input.

1

O

DIG MSSP2 I2Câ¢ Clock output.

0

I

I2C MSSP2 I2Câ¢ Clock input.

AN20

1

1

I

AN Analog input 20.

RD1/CCP4/SDI2/SDA2/ RD1

0

1

O

DIG LATD<1> data output; not affected by analog input.

AN21

1

0

I

ST PORTD<1> data input; disabled when analog input

enabled.

CCP4

0

1

O

DIG Compare 4 output/PWM 4 output.

1

SDI2

1

SDA2

0

1

0

I

ST Capture 4 input.

0

I

ST MSSP2 SPI data input.

0

O

DIG MSSP2 I2Câ¢ data output.

0

I

I2C MSSP2 I2Câ¢ data input.

AN21

1

1

I

AN Analog input 21.

RD2/P2B/AN22

RD2

0

1

O

DIG LATD<2> data output; not affected by analog input.

1

P2B(1)

0

0

I

ST PORTD<2> data input; disabled when analog input

enabled.

1

O

DIG Enhanced CCP2 PWM output 2.

AN22

1

1

I

AN Analog input 22.

RD3/P2C/SS2/AN23

RD3

0

1

O

DIG LATD<3> data output; not affected by analog input.

1

0

I

ST PORTD<3> data input; disabled when analog input

enabled.

P2C

0

1

O

DIG Enhanced CCP2 PWM output 4.

SS2

1

0

I

TTL MSSP2 SPI slave select input.

AN23

1

1

I

AN Analog input 23.

RD4/P2D/SDO2/AN24

RD4

0

1

O

DIG LATD<4> data output; not affected by analog input.

1

0

I

ST PORTD<4> data input; disabled when analog input

enabled.

P2D

0

1

O

DIG Enhanced CCP2 PWM output 3.

SDO2

0

1

O

DIG MSSP2 SPI data output.

AN24

1

1

I

AN Analog input 24.

RD5/P1B/AN25

RD5

0

1

O

DIG LATD<5> data output; not affected by analog input.

1

0

I

ST PORTD<5> data input; disabled when analog input

enabled.

P1B

0

1

O

DIG Enhanced CCP1 PWM output 2.

AN25

I

AN Analog input 25.

Legend:

Note 1:

AN = Analog input or output; TTL = TTL compatible input; HV = High Voltage; OD = Open Drain; XTAL = Crystal; CMOS

= CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I2CTM = Schmitt Trigger input with I2C.

Default pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and

CCP2MX are set.

ï£ 2010 Microchip Technology Inc.

Preliminary

DS41412B-page 147

▷