|
PIC18F23K22 Datasheet, PDF (391/492 Pages) Microchip Technology – 28/40/44-Pin, Low-Power, High-Performance Microcontrollers with nanoWatt XLP Technology | |||
|
◁ |
PIC18(L)F2X/4XK22
LFSR
Load FSR
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Q Cycle Activity:
Q1
Decode
Decode
LFSR f, k
0ï£fï£2
0 ï£ k ï£ 4095
k ï® FSRf
None
1110
1111
1110 00ff k11kkk
0000 k7kkk kkkk
The 12-bit literal âkâ is loaded into the
File Select Register pointed to by âfâ.
2
2
Q2
Read literal
âkâ MSB
Read literal
âkâ LSB
Q3
Process
Data
Process
Data
Q4
Write
literal âkâ
MSB to
FSRfH
Write literal
âkâ to FSRfL
Example:
LFSR 2, 3ABh
After Instruction
FSR2H
FSR2L
= 03h
= ABh
MOVF
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Q Cycle Activity:
Q1
Decode
Move f
MOVF f {,d {,a}}
0 ï£ f ï£ 255
d ï [0,1]
a ï [0,1]
f ï® dest
N, Z
0101 00da ffff ffff
The contents of register âfâ are moved to
a destination dependent upon the
status of âdâ. If âdâ is â0â, the result is
placed in W. If âdâ is â1â, the result is
placed back in register âfâ (default).
Location âfâ can be anywhere in the
256-byte bank.
If âaâ is â0â, the Access Bank is selected.
If âaâ is â1â, the BSR is used to select the
GPR bank.
If âaâ is â0â and the extended instruction
set is enabled, this instruction operates
in Indexed Literal Offset Addressing
mode whenever f ï£ï 95 (5Fh). See
Section 25.2.3 âByte-Oriented and
Bit-Oriented Instructions in Indexed
Literal Offset Modeâ for details.
1
1
Q2
Read
register âfâ
Q3
Process
Data
Q4
Write W
Example:
MOVF
Before Instruction
REG
=
W
=
After Instruction
REG
=
W
=
REG, 0, 0
22h
FFh
22h
22h
ï£ 2010 Microchip Technology Inc.
Preliminary
DS41412B-page 391
|
▷ |