LAN9420 Datasheet, PDF (93/171 Pages) SMSC Corporation – Single-Chip Ethernet Controller with HP Auto-MDIX Support and PCI Interface

Single-Chip Ethernet Controller with HP Auto-MDIX Support and PCI Interface
Datasheet
4.2.5 General Purpose Input/Output Configuration Register (GPIO_CFG)
Offset:
00D0h
Size:
This register configures the GPIO and LED functions.
32 bits
BITS
31
30:28
27
26:24
DESCRIPTION
RESERVED
LED[3:1] enable (LEDx_EN)
A ’1’ sets the associated pin as an LED output. When cleared low, the pin
functions as a GPIO signal. Bits are assigned as follows:
LED1/GPIO0 - bit 28
LED2/GPIO1 - bit 29
LED3/GPIO2 - bit 30
RESERVED
GPIO Interrupt Polarity 0-2 (GPIO_INT_POL)
When set high, a high logic level on the corresponding GPIO pin will set
the corresponding INT_STS register bit. When cleared low, a low logic level
on the corresponding GPIO pin will set the corresponding INT_STS register
bit.
GPIO interrupts must also be enabled in GPIOx_INT_EN in the INT_EN
register. Bits are assigned as follows:
GPIO0 - bit 24
GPIO1 - bit 25
GPIO2 - bit 26
Note: GPIO inputs must be active for greater than 80nS to be
recognized as interrupt inputs.
TYPE
RO
R/W
RO
R/W
DEFAULT
-
000b
-
000b
23 RESERVED
RO
22:20 EEPROM Enable (EEPR_EN)
R/W
The value of this field determines the function of the external EEDIO and
EECLK.
Please refer to Table 4.3, “EEPROM Enable Bit Definitions,” on page 94 for
the EEPROM Enable bit function definitions.
Note:
The Host must not change the function of the EEDIO and EECLK
pins when an EEPROM read or write cycle is in progress. Do not
use reserved setting.
19 RESERVED
RO
18:16 GPIO Buffer Type 0-2 (GPIOBUFn)
R/W
When set, the output buffer for the corresponding GPIO signal is configured
as a push/pull driver. When cleared, the corresponding GPIO set configured
as an open-drain driver. Bits are assigned as follows:
GPIO0 – bit 16
GPIO1 – bit 17
GPIO2 – bit 18
15:11 RESERVED
RO
-
000b
-
000b
-
SMSC LAN9420/LAN9420i
93
DATASHEET
Revision 1.6 (07-18-11)