English
Language : 

PIC24FJ256DA210 Datasheet, PDF (69/408 Pages) Microchip Technology – 64/100-Pin, 16-Bit Flash Microcontrollers with Graphics Controller and USB On-The-Go (OTG)
TABLE 4-31: GRAPHICS REGISTER MAP
File Name Addr Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Bit 8
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
All
Resets
G1CMDL
0700
Graphics Command Register<15:0>
G1CMDH 0702
Graphics Command Register<31:16>
G1CON1
0704
G1EN
—
G1SIDL GCMDWMK4 GCMDWMK3 GCMDWMK2 GCMDWMK1 GCMDWMK0 PUBPP2 PUBPP1 PUBPP0 GCMDCNT4 GCMDCNT3 GCMDCNT2 GCMDCNT1 GCMDCNT0
G1STAT
0706 PUBUSY
—
—
—
—
—
—
—
IPUBUSY RCCBUSY CHRBUSY VMRGN HMRGN
CMDLV CMDFUL CMDMPT
G1IE
0708
PUIE
—
—
—
—
—
—
—
IPUIE
RCCIE CHRIE VMRGNIE HMRGNIE CMDLVIE CMDFULIE CMDMPTIE
G1IR
070A
PUIF
—
—
—
—
—
—
—
IPUIF
RCCIF CHRIF VMRGNIF HMRGNIF CMDLVIF CMDFULIF CMDMPTIF
G1W1ADRL 070C
GPU Work Area 1 Start Address Register<15:0>
G1W1ADRH 070E
—
—
—
—
—
—
—
—
GPU Work Area 1 Start Address Register<23:16>
G1W2ADRL 0710
GPU Work Area 2 Start Address Register<15:0>
G1W2ADRH 0712
—
—
—
—
—
—
—
—
GPU Work Area 2 Start Address Register<23:16>
G1PUW
0714
—
—
—
—
—
GPU Work Area Width Register
G1PUH
0716
—
—
—
—
—
GPU Work Area Height Register
G1DPADRL 0718
Display Buffer Start Address Register<15:0>
G1DPADRH 071A
—
—
—
—
—
—
—
—
Display Buffer Start Address Register<23:16>
G1DPW
071C
—
—
—
—
—
Display Frame Width Register
G1DPH
071E
—
—
—
—
—
Display Frame Height Register
G1DPWT 0720
—
—
—
—
—
Display Total Width Register
G1DPHT
0722
—
—
—
—
—
Display Total Height Register
G1CON2
0724 DPGWDTH1 DPGWDTH0 DPSTGER1 DPSTGER0
—
—
DPTEST1 DPTEST0 DPBPP2 DPBPP1 DPBPP0
—
—
DPMODE2 DPMODE1 DPMODE0
G1CON3
0726
—
—
—
—
—
—
DPPINOE DPPOWER DPCLKPOL DPENPOL DPVSPOL DPHSPOL DPPWROE DPENOE DPVSOE DPHSOE
G1ACTDA 0728
Number of Lines Before the First Active Line Register
Number of Pixels Before the First Active PIxel Register
G1HSYNC 072A
HSYNC Pulse-Width Configuration Register
HSYNC Start Delay Configuration Register
G1VSYNC 072C
VSYNC Pulse-Width Configuration Register
VSYNC Start Delay Configuration Register
G1DBLCON 072E
Vertical Blanking Start to First Displayed Line Configuration Regsiter
Horizontal Blanking Start to First Displayed Line Configuration Regsiter
G1CLUT
0730 CLUTEN CLUTBUSY
—
—
—
—
CLUTTRD CLUTRWEN
Color Look-Up Table Memory Address Register
G1CLUTWR 0732
Color Look-up Table Memory Write Data Register
G1CLUTRD 0734
Color Look-up Table Memory Read Data Register
G1MRGN 0736
Vertical Blanking Advance Register
Horizontal Blanking Advance Register
G1CHRX
0738
—
—
—
—
—
Current Character X-Coordinate Position Register
G1CHRY
073A
—
—
—
—
—
Current Character Y-Coordinate Position Register
G1IPU
073C
—
—
—
—
—
—
—
—
—
— HUFFERR BLCKERR LENERR WRAPERR IPUDONE BFINAL
G1DBEN
073E GDBEN15 GDBEN14 GDBEN13 GDBEN12 GDBEN11 GDBEN10 GDBEN9 GDBEN8 GDBEN7 GDBEN6 GDBEN5 GDBEN4 GDBEN3 GDBEN2 GDBEN1 GDBEN0
Legend:
— = unimplemented, read as ‘0’. Reset values are shown in hexadecimal.
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000