English
Language : 

PIC24FJ256DA210 Datasheet, PDF (24/408 Pages) Microchip Technology – 64/100-Pin, 16-Bit Flash Microcontrollers with Graphics Controller and USB On-The-Go (OTG)
◁
PIC24FJ256DA210 FAMILY
TABLE 1-3: PIC24FJ256DA210 FAMILY PINOUT DESCRIPTIONS (CONTINUED)
Function
Pin Number
64-Pin
TQFP/QFN
100-Pin
TQFP
121-Pin
BGA
I/O
Input
Buffer
Description
CN81
CN82
CN83
CN84
CTEDG1
CTEDG2
CTPLS
CVREF
D+
D-
DMH
DMLN
DPH
DPLN
ENVREG
GCLK
GD0
GD1
GD2
GD3
GD4
GD5
GD6
GD7
GD8
GD9
GD10
GD11
GD12
GD13
GD14
GD15
GEN
GPWR
HSYNC
INT0
MCLR
OSCI
OSCO
Legend:
Note 1:
2:
3:
4:
—
95
C4
I
ST
—
1
B2
I
ST
Interrupt-on-Change Inputs.
37
57
H10
I
ST
36
56
J11
I
ST
28
42
L7
I ANA CTMU External Edge Input 1.
27
41
J7
I ANA CTMU External Edge Input 2.
29
43
K7
O
— CTMU Pulse Output.
23
34
L5
O
— Comparator Voltage Reference Output.
37
57
H10
I/O — USB Differential Plus Line (internal transceiver).
36
56
J11
I/O — USB Differential Minus Line (internal transceiver).
46
72
D9
O
— D- External Pull-up Control Output.
42
68
E9
O
— D- External Pull-down Control Output.
50
77
A10
O
— D+ External Pull-up Control Output.
43
69
E10
O
— D+ External Pull-down Control Output.
57
86
J7
I
ST Voltage Regulator Enable.
52
1
B2
O
— Graphics Display Pixel Clock.
60
6
D1
O
—
61
8
E2
O
—
62
39
L6
O
—
63
52
K11
O
—
31
21
H2
O
—
32
22
J1
O
—
44
23
J2
O
—
45
76
A11
O
—
Graphics Controller Data Output.
43
7
E4
O
—
49
53
J10
O
—
58
69
E10
O
—
59
77
A10
O
—
2
32
K4
O
—
3
33
L4
O
—
6
47
L9
O
—
8
48
K9
O
—
51
91
C5
O
— Graphics Display Enable Output.
53
27
J3
O
— Graphics Display Power System Enable.
64
97
A3
O
— Graphics Display Horizontal Sync Pulse.
46
72
D9
I
ST External Interrupt Input.
7
13
F1
I
ST Master Clear (device Reset) Input. This line is brought low
to cause a Reset.
39
63
F9
I ANA Main Oscillator Input Connection.
40
64
F11
O ANA Main Oscillator Output Connection.
TTL = TTL input buffer
ANA = Analog level input/output
ST = Schmitt Trigger input buffer
I2C™ = I2C/SMBus input buffer
The alternate EPMP pins are selected when the ALTPMP (CW3<12>) bit is programmed to ‘0’.
The PMSC2 signal will replace the PMA15 signal on the 15-pin PMA when CSF<1:0> = 01 or 10.
The PMCS1 signal will replace the PMA14 signal on the 14-pin PMA when CSF<1:0> = 10.
The alternate VREF pins selected when the ALTVREF (CW1<5>) bit is programmed to ‘0’.
DS39969B-page 24
 2010 Microchip Technology Inc.
 ▷